har-in-air / SIPEED_TANG_PRIMERLinks
Projects using the Sipeed Tang Primer FPGA development board
☆14Updated 4 years ago
Alternatives and similar repositories for SIPEED_TANG_PRIMER
Users that are interested in SIPEED_TANG_PRIMER are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- FPGA dev board based on Lattice iCE40 8k☆71Updated 5 years ago
- ☆45Updated 2 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆33Updated last year
- Collection of projects for various FPGA development boards☆45Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- PMOD boards for ULX3S☆45Updated 2 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- artix-7 PCIe dev board☆31Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- ☆18Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year