har-in-air / SIPEED_TANG_PRIMERLinks
Projects using the Sipeed Tang Primer FPGA development board
☆14Updated 4 years ago
Alternatives and similar repositories for SIPEED_TANG_PRIMER
Users that are interested in SIPEED_TANG_PRIMER are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- ☆45Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Collection of projects for various FPGA development boards☆45Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 2 weeks ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- FPGA dev board based on Lattice iCE40 8k☆69Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆33Updated last year
- Nitro USB FPGA core☆87Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- ☆18Updated 7 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- FPGArduino source☆69Updated 6 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- PCB for ULX4M FPGA R&D board☆53Updated 4 months ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆67Updated 10 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year