Projects using the Sipeed Tang Primer FPGA development board
☆16Dec 6, 2020Updated 5 years ago
Alternatives and similar repositories for SIPEED_TANG_PRIMER
Users that are interested in SIPEED_TANG_PRIMER are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Dec 29, 2018Updated 7 years ago
- Stereo digital 2-way crossover filters processing I2S audio (16bit or 24bit) streams☆22May 13, 2024Updated 2 years ago
- LicheeTang FPGA Examples☆123Nov 27, 2019Updated 6 years ago
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆67Nov 15, 2019Updated 6 years ago
- Lichee Tang FPGA board examples☆32Dec 15, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ARM JTAG/SWD debugger (BlackMagic port) based on RP2040.☆22Jun 6, 2026Updated last week
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 4 years ago
- USB audio interface,design by STM32 and EP4CE6 FPGA,support DSD☆16Jan 20, 2017Updated 9 years ago
- ☆22Aug 9, 2024Updated last year
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Sep 11, 2018Updated 7 years ago
- improved usb cdc interface for stm32☆28May 8, 2025Updated last year
- ☆25Aug 1, 2021Updated 4 years ago
- ☆20Jun 19, 2018Updated 8 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- CH32V305 DAPLink - USB2.0 High Speed DAPLink firmware for the WCH-LinkE☆24Jan 2, 2026Updated 5 months ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆162May 24, 2026Updated 3 weeks ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆74Jan 23, 2026Updated 4 months ago
- An RP2350 based brushless motor controller☆32May 27, 2026Updated 3 weeks ago
- Wishbone SATA Controller☆26Jun 6, 2026Updated last week
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- Electrical and Computer Engineering Capstone☆10Jan 23, 2017Updated 9 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆12Nov 12, 2020Updated 5 years ago
- Documenting the Anlogic FPGA bit-stream format.☆90Dec 25, 2022Updated 3 years ago
- A Raspberry PI shield for testing probe-rs against many chips & probes.☆14Jan 21, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- LicheeTang 蜂鸟E203 Core☆203Jul 10, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 4 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆55Oct 17, 2019Updated 6 years ago
- USB audio device☆12Feb 9, 2021Updated 5 years ago