har-in-air / SIPEED_TANG_PRIMERLinks
Projects using the Sipeed Tang Primer FPGA development board
☆14Updated 4 years ago
Alternatives and similar repositories for SIPEED_TANG_PRIMER
Users that are interested in SIPEED_TANG_PRIMER are comparing it to the libraries listed below
Sorting:
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Small footprint and configurable SPI core☆42Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- Collection of projects for various FPGA development boards☆44Updated last year
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Updated 7 years ago
- ☆45Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆41Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- USB Full Speed PHY☆44Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago