har-in-air / SIPEED_TANG_PRIMERLinks
Projects using the Sipeed Tang Primer FPGA development board
☆15Updated 5 years ago
Alternatives and similar repositories for SIPEED_TANG_PRIMER
Users that are interested in SIPEED_TANG_PRIMER are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆43Updated 10 months ago
- ULPI Link Wrapper (USB Phy Interface)☆33Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- A CIC filter implemented in Verilog☆24Updated 10 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- ☆45Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Updated 2 months ago
- USB Full Speed PHY☆48Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- artix-7 PCIe dev board☆31Updated 8 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Master-thesis-final☆19Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆25Updated 3 years ago