har-in-air / SIPEED_TANG_PRIMERLinks
Projects using the Sipeed Tang Primer FPGA development board
☆14Updated 4 years ago
Alternatives and similar repositories for SIPEED_TANG_PRIMER
Users that are interested in SIPEED_TANG_PRIMER are comparing it to the libraries listed below
Sorting:
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- ☆45Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Collection of projects for various FPGA development boards☆46Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated 2 weeks ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- FPGA dev board based on Lattice iCE40 8k☆75Updated 5 years ago
- IceCore Ice40 HX based modular core☆45Updated 4 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- Master-thesis-final☆19Updated 2 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago