Projects using the Sipeed Tang Primer FPGA development board
☆17Dec 6, 2020Updated 5 years ago
Alternatives and similar repositories for SIPEED_TANG_PRIMER
Users that are interested in SIPEED_TANG_PRIMER are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Dec 29, 2018Updated 7 years ago
- Stereo digital 2-way crossover filters processing I2S audio (16bit or 24bit) streams☆22May 13, 2024Updated 2 years ago
- Lichee Tang - A circuit board of RISC-V architecture http://tang.lichee.pro☆18Jul 19, 2019Updated 7 years ago
- LicheeTang FPGA Examples☆124Nov 27, 2019Updated 6 years ago
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆67Nov 15, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Lichee Tang FPGA board examples☆32Dec 15, 2018Updated 7 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 4 years ago
- USB audio interface,design by STM32 and EP4CE6 FPGA,support DSD☆16Jan 20, 2017Updated 9 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Sep 11, 2018Updated 7 years ago
- improved usb cdc interface for stm32☆29May 8, 2025Updated last year
- ☆25Aug 1, 2021Updated 4 years ago
- ☆31Apr 23, 2024Updated 2 years ago
- ☆20Jun 19, 2018Updated 8 years ago
- Portable C Unit Testing Framework☆18Dec 16, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- CH32V305 DAPLink - USB2.0 High Speed DAPLink firmware for the WCH-LinkE☆26Jan 2, 2026Updated 6 months ago
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆162May 24, 2026Updated 2 months ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆11May 27, 2022Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- ☆22Aug 9, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆75Jul 4, 2026Updated 3 weeks ago
- ☆10Jul 5, 2026Updated 3 weeks ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Verilog lab material for ELEC50010 class☆10Nov 3, 2020Updated 5 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆14Sep 27, 2019Updated 6 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧,控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- Electrical and Computer Engineering Capstone☆11Jan 23, 2017Updated 9 years ago
- Code Repository for Apache Maven: Beginner to Guru, Published by Packt☆15Jan 30, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ARM JTAG/SWD debugger (BlackMagic port) based on RP2040.☆24Jun 6, 2026Updated last month
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- 「Raspberry Pi GPGPU入門」のリポジトリ☆23Sep 21, 2021Updated 4 years ago
- command line utility to stream samples from RX888☆13May 26, 2026Updated 2 months ago
- LicheeTang 蜂鸟E203 Core☆204Jul 10, 2019Updated 7 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Documenting the Anlogic FPGA bit-stream format.☆90Dec 25, 2022Updated 3 years ago