☆20Jun 19, 2018Updated 7 years ago
Alternatives and similar repositories for anlogic_eg4s_sdram_controller
Users that are interested in anlogic_eg4s_sdram_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Dec 29, 2018Updated 7 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆55Aug 26, 2024Updated last year
- Lichee Tang FPGA board examples☆32Dec 15, 2018Updated 7 years ago
- forked from https://github.com/riscv/riscv-openocd.git,and add falsh support for LicheeTang☆24Oct 18, 2021Updated 4 years ago
- ☆15Dec 28, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Lichee Tang - A circuit board of RISC-V architecture http://tang.lichee.pro☆18Jul 19, 2019Updated 6 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆16Dec 6, 2020Updated 5 years ago
- Python 3 drivers for HDC1080/HDC1000 for the Raspberry Pi☆10Dec 16, 2018Updated 7 years ago
- ☆11Mar 26, 2026Updated 2 months ago
- Examples for Gowin Tang Nano 4k FPGA-board.☆15Aug 13, 2022Updated 3 years ago
- ☆26Jun 7, 2020Updated 6 years ago
- Mango Pi is base on ALLWINNER V3S Platform Open Source Board.☆20Mar 26, 2018Updated 8 years ago
- Arduino demo for SSD1306 I2C display + MPU-6050 accelerometer.☆10Feb 4, 2019Updated 7 years ago
- USB-JTAG interface transferred from code.google.com/p/opendous-jtag☆14May 4, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆16Oct 3, 2023Updated 2 years ago
- CY8CKIT-059(PSoC5LP) USB Audio with Internal DAC and I2S Dual Out☆13May 8, 2018Updated 8 years ago
- tang-nano-4K mini samples☆15Feb 1, 2022Updated 4 years ago
- SDR prototype with 90 MHz bandwidth, built as a demonstrator for hsdaoh☆31Jun 2, 2024Updated 2 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Sep 11, 2018Updated 7 years ago
- Example written in C demonstrating the use of kernel GPIO interrupts with jitter filtering☆16Jan 27, 2014Updated 12 years ago
- PC-8001 application development using SDCC☆11Jun 9, 2024Updated 2 years ago
- Just an example I wrote for a tc ebpf classifier (cls_bpf)☆15May 3, 2021Updated 5 years ago
- A simple USB microphone with ADC oversampling using the STM32F407 MCU and MAX9814 microphone module☆11May 13, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Code Repository for Apache Maven: Beginner to Guru, Published by Packt☆16Jan 30, 2023Updated 3 years ago
- Arduino SimpleFIFO library, originally http://code.google.com/u/alexanderbrevig/☆13Aug 12, 2014Updated 11 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆24Jul 15, 2017Updated 8 years ago
- Simple JTAG programmer for AVR microcontrollers with hardware USB☆21Feb 20, 2024Updated 2 years ago
- create sanity in the insanity☆31Mar 8, 2022Updated 4 years ago
- LicheeTang FPGA Examples☆123Nov 27, 2019Updated 6 years ago
- ☆17Aug 21, 2023Updated 2 years ago
- emacs version of smartchr.vim☆40Jul 22, 2022Updated 3 years ago
- Sources for devicetree files describing the CPU peripherals☆21Aug 12, 2014Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆24Jul 23, 2020Updated 5 years ago
- A debugger / emulator for Ghidra☆14Oct 30, 2019Updated 6 years ago
- sump3 logic analyzer☆43Feb 2, 2026Updated 4 months ago
- 一套python + vue 的 web平台☆11Jun 5, 2018Updated 8 years ago
- Verilator open-source SystemVerilog simulator and lint system☆25Updated this week
- This project is a port of the 1chipMSX to DEOCM + DE0-CV including modification of OCM-PLD.☆20Jun 19, 2019Updated 6 years ago
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago