michg / pyocdriscv32Links
Python script for controlling the debug-jtag port of riscv cores
☆15Updated 4 years ago
Alternatives and similar repositories for pyocdriscv32
Users that are interested in pyocdriscv32 are comparing it to the libraries listed below
Sorting:
- simple hyperram controller☆12Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- Projects using the Sipeed Tang Primer FPGA development board☆14Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆14Updated 7 years ago
- Programmable multichannel ADPCM decoder for FPGA☆24Updated 4 years ago
- ☆16Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆15Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆31Updated 2 years ago
- ☆44Updated 6 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago