lvzhengde / tsn-soc
用于时间敏感网络TSN(Time-Sensitive Network)的SoC设计
☆15Updated 3 months ago
Alternatives and similar repositories for tsn-soc:
Users that are interested in tsn-soc are comparing it to the libraries listed below
- 用于10G以太网的PTPv2硬件引擎设计,Verilog HDL描述☆14Updated last year
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 8 years ago
- Hardware Assisted IEEE 1588 IP Core☆28Updated 10 years ago
- ☆30Updated 5 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Gigabit Ethernet UDP communication driver☆73Updated 5 years ago
- ☆56Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- An ethernet_switch prj for FPGA. Based on xilinx artix-7 FPGA.Updated 8 months ago
- ☆19Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆42Updated last year
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆34Updated last year