lvzhengde / tsn-soc
用于时间敏感网络TSN(Time-Sensitive Network)的SoC设计
☆14Updated last month
Alternatives and similar repositories for tsn-soc:
Users that are interested in tsn-soc are comparing it to the libraries listed below
- 用于10G以太网的PTPv2硬件引擎设计,Verilog HDL描述☆14Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆47Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Verilog Ethernet Switch (layer 2)☆40Updated last year
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 7 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated 3 months ago
- ☆28Updated 5 years ago
- An Ethernet MAC conforming to IEEE 802.3☆17Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- An ethernet_switch prj for FPGA. Based on xilinx artix-7 FPGA.Updated 7 months ago
- Direct Access Memory for MPSoC☆12Updated last month
- Verilog PCI express components☆21Updated last year
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- DMA Hardware Description with Verilog☆12Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆16Updated 5 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year