CNN accelerator implemented with Spinal HDL
☆18Dec 27, 2021Updated 4 years ago
Alternatives and similar repositories for SpinalHDL_CNN_Accelerator
Users that are interested in SpinalHDL_CNN_Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆159Jan 29, 2024Updated 2 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆36Mar 14, 2021Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- SDSoC example projects☆13Mar 13, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Apr 2, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- ☆24Oct 1, 2022Updated 3 years ago
- An High-Performance SLAM Hardware Accelerator Implementation for FPGA☆72Nov 10, 2024Updated last year
- deep learning and scientific computing framework with native CPU and GPU backend for the Scala programming language☆32Apr 22, 2025Updated last year
- ☆12Feb 12, 2026Updated 3 months ago
- A Mel-frequency cepstrum core in FPGA☆21Jun 30, 2021Updated 4 years ago
- ☆35Apr 20, 2021Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SpinalHDL-tutorial based on Jupyter Notebook☆48Apr 9, 2024Updated 2 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆35Jan 5, 2024Updated 2 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository provides an implementation of the DPCCN model for single-channel speech separation. More details will be updated soon.☆13Dec 8, 2021Updated 4 years ago
- ☆14Apr 8, 2025Updated last year
- 6502 SoC for the Tang Nano 20k FPGA Board☆24Oct 10, 2025Updated 7 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- ☆10May 20, 2022Updated 4 years ago