An FPGA accelerator for the Auction algorithm used for data association in multiple object target tracking
☆10Mar 27, 2023Updated 3 years ago
Alternatives and similar repositories for auction-accelerator
Users that are interested in auction-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- Collection of different communication methods for chip mulitprocessors☆13Jul 20, 2026Updated 3 months ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- A DSL for Systolic Arrays☆86Dec 14, 2018Updated 7 years ago
- A Mel-frequency cepstrum core in FPGA☆22Jun 30, 2021Updated 5 years ago
- Research project on infrastructure investment by frontier AI labs☆20Oct 5, 2026Updated 3 weeks ago
- 🎓 校外轻松访问学术数据库，自动跳转学术网站+SSO自动登录 | Access academic databases off-campus with ease☆29Oct 13, 2026Updated 2 weeks ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 4 years ago
- Reactor runtime implementation in Rust☆14Jun 10, 2025Updated last year
- A time-predictable processor for mixed-criticality systems☆64Nov 7, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- GPGPU microprocessor architecture☆11Jan 22, 2020Updated 6 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- git clone from https://gnunet.org/svn/libmicrohttpd/☆13Feb 20, 2013Updated 13 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- FPGA PWM generator and motor controller modules☆12Mar 9, 2021Updated 5 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆20Mar 16, 2022Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- The NandBug Software☆13May 23, 2020Updated 6 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆21Jul 25, 2023Updated 3 years ago
- Header-only C++ Recursive Least Squares (RLS) filter☆13Mar 29, 2024Updated 2 years ago
- The sources of the online SpinalHDL doc☆32Oct 20, 2026Updated last week
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 6 years ago
- ☆18Oct 15, 2020Updated 6 years ago
- ☆13Oct 16, 2026Updated 2 weeks ago
- a simple software synthesizer in C☆18Updated this week
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- General purpose discrete event simulator written in rust☆11Dec 11, 2017Updated 8 years ago
- A language built atop the Sparse Synchronous Model☆19Dec 23, 2023Updated 2 years ago