Dual-core RISC-V SoC with JTAG, atomics, SDRAM
☆26Jan 1, 2022Updated 4 years ago
Alternatives and similar repositories for ChristmasSoC
Users that are interested in ChristmasSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆29May 14, 2026Updated 2 weeks ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆20Feb 2, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Unnamed Compiled Systems Language Project☆26Nov 9, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17May 21, 2026Updated last week
- Software Emulation Library for the RP2040 Interpolator peripheral☆14Oct 25, 2025Updated 7 months ago
- RP2040 bootloader in Rust☆45May 14, 2022Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Jul 7, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Apr 5, 2015Updated 11 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- To design test bench of the APB protocol☆20Dec 30, 2020Updated 5 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Another tiny RISC-V implementation☆67Jul 19, 2021Updated 4 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated 2 years ago
- Win32 HLE emulator thing☆11Mar 29, 2022Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆20Sep 2, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- "What comes next? Super Mario 128? Actually, that's what I want to do."☆72Jan 23, 2024Updated 2 years ago
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- Yet Another Debug Transport☆25Dec 3, 2025Updated 5 months ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆30Dec 20, 2022Updated 3 years ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 3 months ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- This is a 3D game engine I created in MS-DOS.☆15Nov 8, 2023Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- Bare-metal Rust Embedded on K230☆13Dec 18, 2024Updated last year
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 2 months ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆21May 7, 2026Updated 3 weeks ago