Dual-core RISC-V SoC with JTAG, atomics, SDRAM
☆26Jan 1, 2022Updated 4 years ago
Alternatives and similar repositories for ChristmasSoC
Users that are interested in ChristmasSoC are comparing it to the libraries listed below
Sorting:
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Win32 HLE emulator thing☆11Mar 29, 2022Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- C# Repo for PTSerializer and Opti-Mod☆16May 23, 2021Updated 4 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- Will display a jumping monoclecat on the tft-lcd display☆15Mar 6, 2018Updated 8 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- ☆16Jan 23, 2025Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- Verilog parsing and generator crate.☆21Apr 16, 2020Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆19Aug 19, 2025Updated 6 months ago
- RP2040 bootloader in Rust☆45May 14, 2022Updated 3 years ago
- Reverse Engineering notes on the Dxingtek/Keytech(?) WiFi@SDCF card☆21Feb 20, 2018Updated 8 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Unnamed Compiled Systems Language Project☆25Nov 9, 2023Updated 2 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆28Dec 20, 2022Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- 🎬 Testing SDL2 with V, Rust, C/++ : Nuklear, ImGui, TTF, 2D/3D, joystick, sounds, music, ...☆21Feb 19, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- ☆19May 1, 2023Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- Don't tell me what not to do - Mutex built on an M1 security exploit☆24May 26, 2021Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Another tiny RISC-V implementation☆64Jul 19, 2021Updated 4 years ago
- Export netlists from Yosys to DigitalJS☆58Feb 24, 2026Updated last week
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- ☆24Apr 18, 2021Updated 4 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago