Dual-core RISC-V SoC with JTAG, atomics, SDRAM
☆26Jan 1, 2022Updated 4 years ago
Alternatives and similar repositories for ChristmasSoC
Users that are interested in ChristmasSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- RISC-V compliant Timer IP☆14May 10, 2024Updated 2 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 4 years ago
- Unnamed Compiled Systems Language Project☆26Nov 9, 2023Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆27Aug 29, 2026Updated 2 months ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- Software Emulation Library for the RP2040 Interpolator peripheral☆14Oct 25, 2025Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Updated this week
- 目标是在自制虚拟 GPU 上运行 Qwen2-0.5B INT8 推理。核心痛点是从零实现一个类 CUDA 的执行环境——包括 RISC-V SIMT 解释器、PCI 驱动、用户态运行时库和算子库，全部从无到有手写。☆19May 31, 2026Updated 5 months ago
- Win32 HLE emulator thing☆11Mar 29, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Will display a jumping monoclecat on the tft-lcd display☆15Mar 6, 2018Updated 8 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- NoC simulation using gem5 (a simple tul)☆16Mar 23, 2024Updated 2 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- Another tiny RISC-V implementation☆68Jul 19, 2021Updated 5 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Macintosh 128 on the Ulx3s ECP5 FPGA☆12Aug 8, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISCV CPU implementation in SystemVerilog☆32Oct 30, 2026Updated last week
- "What comes next? Super Mario 128? Actually, that's what I want to do."☆72Jan 23, 2024Updated 2 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆35Jun 30, 2021Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- ☆17Jan 23, 2025Updated last year
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- a tiny configurable assembler for Verilog projects☆11Oct 7, 2026Updated last month
- C# Repo for PTSerializer and Opti-Mod☆17Apr 1, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆28Oct 27, 2026Updated last week
- Bare-metal Rust Embedded on K230☆15Jun 21, 2026Updated 4 months ago