Dual-core RISC-V SoC with JTAG, atomics, SDRAM
☆26Jan 1, 2022Updated 4 years ago
Alternatives and similar repositories for ChristmasSoC
Users that are interested in ChristmasSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- font rendering, Zep vim emulator, microui integration☆15Aug 19, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Unnamed Compiled Systems Language Project☆26Nov 9, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- RP2040 bootloader in Rust☆45May 14, 2022Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Jul 7, 2019Updated 7 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- Another tiny RISC-V implementation☆67Jul 19, 2021Updated 4 years ago
- openOCD including OpenRISC with adv_debug_sys☆16Jan 27, 2014Updated 12 years ago
- NoC simulation using gem5 (a simple tul)☆16Mar 23, 2024Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆20Sep 2, 2023Updated 2 years ago
- Will display a jumping monoclecat on the tft-lcd display☆15Mar 6, 2018Updated 8 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- RISCV CPU implementation in SystemVerilog☆32Jun 7, 2026Updated last month
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- C# Repo for PTSerializer and Opti-Mod☆16Apr 1, 2026Updated 3 months ago
- "What comes next? Super Mario 128? Actually, that's what I want to do."☆72Jan 23, 2024Updated 2 years ago
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- Yet Another Debug Transport☆28Updated this week
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆31Dec 20, 2022Updated 3 years ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 4 years ago
- This is a 3D game engine I created in MS-DOS.☆15Nov 8, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 4 months ago
- A tool which automates and simplifies the on-device fuzzing of MobileSafari.☆24Jan 6, 2016Updated 10 years ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆22May 7, 2026Updated 2 months ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago