Wren6991 / ChristmasSoC
Dual-core RISC-V SoC with JTAG, atomics, SDRAM
☆23Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ChristmasSoC
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆21Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Wishbone interconnect utilities☆37Updated 5 months ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Waveform Generator☆11Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆13Updated last month
- Dual-issue RV64IM processor for fun & learning☆57Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Portable HyperRAM controller☆48Updated 3 weeks ago
- Exploring gate level simulation☆56Updated 2 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- Industry standard I/O for Amaranth HDL☆26Updated last month
- PicoRV☆43Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Naive Educational RISC V processor☆74Updated last month
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 2 weeks ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- ☆36Updated 2 years ago