A simple tool to demonstrate the physical design steps of VLSI Design Flow.
☆10Dec 13, 2020Updated 5 years ago
Alternatives and similar repositories for VLSI_Physical_Design_Tool
Users that are interested in VLSI_Physical_Design_Tool are comparing it to the libraries listed below
Sorting:
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆27Jan 23, 2024Updated 2 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆19Jan 20, 2023Updated 3 years ago
- A design automation framework to engineer decision diagrams yourself☆25Mar 2, 2026Updated last week
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34May 20, 2020Updated 5 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Scripts for Digital Design flow control.☆16Oct 30, 2025Updated 4 months ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- 不定期更新爬取各国网站的爬虫源码☆10Aug 15, 2018Updated 7 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- An on-chain Turing machine library and interpreter for the NEO VM, i.e. the first universal dApp.☆13Aug 31, 2018Updated 7 years ago
- Analyze experimental data with Programming by Navigation☆17Updated this week
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- ☆10Feb 9, 2024Updated 2 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆11Nov 23, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- NLP/ML面试各类资料链接 汇总（主要Github收集）☆11Mar 3, 2020Updated 6 years ago
- ☆10Aug 22, 2023Updated 2 years ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month
- Interesting papers☆11Jun 22, 2024Updated last year
- Implementation of several grid routers in Rust☆13Feb 28, 2026Updated last week
- CaDiCaL + neural glue variable predictions☆10Oct 21, 2020Updated 5 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- Equivalent and redundant mutant detection with e-graphs!!!☆13Jun 14, 2023Updated 2 years ago
- A python framework for Optimal Planning Modulo Theories☆12Jan 26, 2024Updated 2 years ago
- Regular Invariant Generator and SMTLIB2 code transformer☆13Aug 8, 2022Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago