mflowgen / skywater-130nmLinks
ASIC Design kit for Skywater 130 for use with mflowgen
☆13Updated 2 years ago
Alternatives and similar repositories for skywater-130nm
Users that are interested in skywater-130nm are comparing it to the libraries listed below
Sorting:
- ☆19Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 2 weeks ago
- ☆24Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆17Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Hardware Formal Verification☆15Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A configurable SRAM generator☆54Updated 2 weeks ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- ☆74Updated 2 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ☆17Updated 4 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆16Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆10Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- ☆32Updated 7 months ago
- ☆18Updated last year
- ☆28Updated 7 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago