ASIC Design kit for Skywater 130 for use with mflowgen
☆14Mar 12, 2023Updated 3 years ago
Alternatives and similar repositories for skywater-130nm
Users that are interested in skywater-130nm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of hMETIS☆12Aug 2, 2022Updated 3 years ago
- ☆10Aug 22, 2023Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆33Dec 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Logic circuit analysis and optimization☆48Feb 2, 2026Updated 3 months ago
- ☆24Aug 8, 2025Updated 9 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆24May 24, 2025Updated 11 months ago
- ☆31Apr 23, 2024Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- SATZilla SAT feature extraction tool☆13Mar 23, 2026Updated last month
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆34Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- [NeurIPS'25 Spotlight] This is the official codebase for the paper: STAR: A Benchmark for Astronomical Star Fields Super-Resolution☆16Oct 9, 2025Updated 7 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- ☆17Nov 21, 2019Updated 6 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- ☆36Updated this week
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- ☆17Mar 9, 2024Updated 2 years ago
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆11Aug 31, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Kindle Fire u-boot☆16Jun 7, 2015Updated 10 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆10May 13, 2016Updated 9 years ago
- RISC-V RV32IMAFC Core for MCU☆43Feb 1, 2025Updated last year
- ☆15Sep 13, 2024Updated last year
- The GraphBench package.☆32Apr 30, 2026Updated last week
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- IDEA project source files☆112Apr 15, 2026Updated 3 weeks ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆30Sep 3, 2024Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- (ARM Thumb) Re-Assembler utility for reverse engineering☆17May 6, 2018Updated 8 years ago
- ☆14Oct 8, 2024Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆20Jun 12, 2025Updated 10 months ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago