mflowgen / skywater-130nmView external linksLinks
ASIC Design kit for Skywater 130 for use with mflowgen
☆14Mar 12, 2023Updated 2 years ago
Alternatives and similar repositories for skywater-130nm
Users that are interested in skywater-130nm are comparing it to the libraries listed below
Sorting:
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆10Aug 22, 2023Updated 2 years ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- ☆17Mar 9, 2024Updated last year
- ☆17Nov 21, 2019Updated 6 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆26Sep 3, 2024Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated 2 weeks ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- Bit-bLAsting solving Non-linear integer constraints.☆22Jul 3, 2025Updated 7 months ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- ☆24May 17, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆30Apr 23, 2024Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- ☆31Dec 2, 2023Updated 2 years ago
- A Simple CDCL Solver☆35Mar 8, 2023Updated 2 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- A design automation framework to engineer decision diagrams yourself☆25Feb 9, 2026Updated last week
- A minimalistic and high-performance SAT solver☆26Mar 4, 2024Updated last year
- ☆40Jan 22, 2026Updated 3 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Aug 15, 2025Updated 6 months ago