An UVM example of UART
☆21Aug 31, 2020Updated 6 years ago
Alternatives and similar repositories for UVM_UART_Example
Users that are interested in UVM_UART_Example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆42Jun 24, 2020Updated 6 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆164Mar 31, 2020Updated 6 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- UART design in SV and verification using UVM and SV☆60Nov 30, 2019Updated 6 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago
- wifi☆12Jun 13, 2017Updated 9 years ago
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 6 months ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆120Jul 2, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- UVM interactive debug library☆34Feb 28, 2026Updated 8 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆72Aug 9, 2020Updated 6 years ago
- ☆15Jun 27, 2024Updated 2 years ago
- ☆12May 31, 2016Updated 10 years ago
- UVM resource from github, run simulation use YASAsim flow☆34Apr 25, 2020Updated 6 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆53Jul 11, 2025Updated last year
- UVM Verification IP to uart2bus IP.☆25Mar 7, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UVM☆14Mar 16, 2020Updated 6 years ago
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆140Nov 29, 2017Updated 8 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆69Oct 19, 2023Updated 3 years ago
- UVM VIP architecture generator☆21Aug 24, 2020Updated 6 years ago
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆56Jul 4, 2020Updated 6 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- a very simple risc_cpu verification demo with uvm☆28Apr 28, 2019Updated 7 years ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- random instruction sequence generator for userspace testing https://wiki.linaro.org/PeterMaydell/Risu (Forked from https://git.linaro.org…☆10Feb 2, 2017Updated 9 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆50Jun 19, 2020Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆202Jul 23, 2018Updated 8 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆36Aug 24, 2020Updated 6 years ago
- UVM examples and projects☆170Jun 28, 2025Updated last year