Personal mirror for adv_debug_sys
☆11Aug 23, 2011Updated 14 years ago
Alternatives and similar repositories for adv_debug_sys
Users that are interested in adv_debug_sys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Qt调用大漠插件☆10Oct 5, 2016Updated 9 years ago
- EECS 151/251A FPGA Project Skeleton for Spring 2020☆12May 6, 2020Updated 6 years ago
- Python wrapper for JLink dlls, for nRF51 programming☆24Sep 25, 2015Updated 10 years ago
- ☆12Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- ☆10Sep 24, 2021Updated 4 years ago
- okl4 git for porting to realview_eb RTSM platform☆15Oct 17, 2012Updated 13 years ago
- CloudFlare DDNS executable written in Swift☆18Dec 21, 2018Updated 7 years ago
- General Purpose IO with APB4 interface☆17May 10, 2024Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆11Jul 28, 2019Updated 6 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MediaTek mt7601u driver with ELIAN smartlink support.☆10Dec 6, 2019Updated 6 years ago
- ☆10Jun 3, 2017Updated 9 years ago
- JTAG Test Access Port (TAP)☆41Jul 17, 2014Updated 12 years ago
- DT SUPPORT☆13Nov 2, 2016Updated 9 years ago
- Huawei E3372h source code from http://consumer.huawei.com/en/support/downloads/detail/index.htm?id=56443☆11Nov 3, 2015Updated 10 years ago
- A simple blog for documenting my thoughts and adventures☆18Mar 21, 2026Updated 4 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Spreadtrum firmware dumper☆17Jan 27, 2026Updated 5 months ago
- U-boot for a Ralink based SoC☆16Mar 6, 2013Updated 13 years ago
- An emerging widget for exploring RESTful APIs in Jupyter notebooks.☆29Jun 12, 2025Updated last year
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- ☆15May 8, 2018Updated 8 years ago
- Generic parse tree, configurable lexer, `lemon` parser generator, wrapped for C++17 and Python 3.☆15Apr 26, 2021Updated 5 years ago
- Elliptic Curve Point compression/decompression for mbedtls☆17Oct 14, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA based microcomputer sandbox for software and RTL experimentation☆82Updated this week
- ☆18Dec 13, 2022Updated 3 years ago
- WebSocket+TLS+v2ray一键部署 docker-compose☆19Oct 20, 2022Updated 3 years ago
- ☆12Sep 17, 2023Updated 2 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- ESP32-S2-WROVER/WROOM based CANBUS controller thingy.☆13Nov 22, 2022Updated 3 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago