ucb-ucie / ucieanalogView external linksLinks
An open-source UCIe implementation developed at UC Berkeley.
☆19Jul 8, 2024Updated last year
Alternatives and similar repositories for ucieanalog
Users that are interested in ucieanalog are comparing it to the libraries listed below
Sorting:
- An open-source UCIe implementation☆82Updated this week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Arm SystemReady : BSA Architecture Compliance Suite☆28Aug 25, 2025Updated 5 months ago
- Reddcoin Electrum server☆11Oct 8, 2017Updated 8 years ago
- CVA6 softcore contest☆21Feb 3, 2026Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Official YACoin Development Tree.☆24Aug 26, 2025Updated 5 months ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 4 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- DKMS package for various Phytium/飞腾 off-tree modules (tested with D2000/8)☆12Sep 30, 2023Updated 2 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- TEKv2.4.1☆11Apr 4, 2017Updated 8 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- ☆42Mar 31, 2025Updated 10 months ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- ☆10Oct 25, 2020Updated 5 years ago
- ☆11May 8, 2022Updated 3 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- deprecated ion core coin codebase☆14Dec 29, 2016Updated 9 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 4 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆10Nov 22, 2025Updated 2 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- *tips 1000 fedoras*☆15Mar 31, 2014Updated 11 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Jul 7, 2025Updated 7 months ago