parastuffs / metis_unicornLinks
Implementation of hMETIS
☆13Updated 3 years ago
Alternatives and similar repositories for metis_unicorn
Users that are interested in metis_unicorn are comparing it to the libraries listed below
Sorting:
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆73Updated last week
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆81Updated last year
- ☆11Updated last year
- ☆31Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆141Updated 4 months ago
- ☆59Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- Artificial Netlist Generator☆44Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆58Updated 3 years ago
- ☆77Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- GNN-RE datasets for circuit recognition☆55Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- ☆31Updated 2 years ago
- ☆34Updated 5 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- ☆15Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- ☆26Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Updated 2 years ago
- ☆17Updated last year
- ☆27Updated last year