kumarrishav14 / AMBA_APBView external linksLinks
To design test bench of the APB protocol
☆18Dec 30, 2020Updated 5 years ago
Alternatives and similar repositories for AMBA_APB
Users that are interested in AMBA_APB are comparing it to the libraries listed below
Sorting:
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- APB master and slave developed in RTL.☆21Oct 25, 2025Updated 3 months ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- ☆17Feb 16, 2023Updated 2 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- SKY130 SRAM macros generated by SRAM 22☆18Aug 19, 2025Updated 5 months ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Jul 23, 2018Updated 7 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆17Nov 4, 2017Updated 8 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆137May 14, 2021Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- ☆55Jun 19, 2021Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 3 years ago
- ☆12May 21, 2024Updated last year
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- The template for VLSI project☆25May 10, 2019Updated 6 years ago
- ☆21Jun 2, 2017Updated 8 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Jan 1, 2022Updated 4 years ago
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆30Jun 1, 2022Updated 3 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago