asinghani / crypto-accelerator-buildsLinks
Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).
☆11Updated 5 years ago
Alternatives and similar repositories for crypto-accelerator-builds
Users that are interested in crypto-accelerator-builds are comparing it to the libraries listed below
Sorting:
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- ☆33Updated 3 years ago
- Bitstream relocation and manipulation tool.☆51Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Updated last year
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- ☆20Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Updated 2 years ago
- USB -> AXI Debug Bridge☆42Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated this week
- ☆12Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆59Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆27Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆39Updated 10 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated last week
- ☆17Updated last year
- An automatic clock gating utility☆52Updated 9 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Updated 6 years ago
- ☆59Updated 6 months ago