Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).
☆11Jan 13, 2021Updated 5 years ago
Alternatives and similar repositories for crypto-accelerator-builds
Users that are interested in crypto-accelerator-builds are comparing it to the libraries listed below
Sorting:
- ☆12Dec 22, 2020Updated 5 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- Python library to handle GDS version 2 (GDS2 or GDSII) data☆12Sep 20, 2018Updated 7 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- Examples for ARM cross compiling on Linux using VS or VS Code☆22Jan 10, 2017Updated 9 years ago
- ☆14Nov 9, 2023Updated 2 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Field cleaner for models in Ruby on Rails. Strips extra spaces among other things.☆13Mar 2, 2026Updated 3 weeks ago
- ☆11Jul 1, 2024Updated last year
- ☆11Aug 26, 2023Updated 2 years ago
- SHA3 (KECCAK)☆18Jul 17, 2014Updated 11 years ago
- PixZip makes it easy for developers/designers to download a bunch of license-free images from popular websites likes Pexels, PixaBay and …☆18Aug 10, 2021Updated 4 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Example integrating react-native and react-three-fiber☆18Dec 6, 2022Updated 3 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- ☆30Feb 4, 2021Updated 5 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- JavaCard ECDSA signing applet☆18Jul 31, 2014Updated 11 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- GDSII manipulation library☆17Dec 13, 2025Updated 3 months ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated 11 months ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- LiquiCouch is a data migration tool for Java, Scala, Kotlin (or any other JVM lang) inspired by Liquibase☆15Nov 18, 2020Updated 5 years ago
- hardhat-circom template 🐱☆21Nov 13, 2023Updated 2 years ago
- JavaCard SIM card applet to deliver an SMS very the first time the SIM registers in the GSM/GPRS network☆28Nov 24, 2018Updated 7 years ago
- Python for Data Analysis workshop☆13Jun 14, 2018Updated 7 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Circuits and hardware security modules formally verified with Knox 🔐☆27Feb 1, 2025Updated last year
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- ☆19Mar 15, 2024Updated 2 years ago