asinghani / crypto-accelerator-buildsLinks
Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).
☆11Updated 4 years ago
Alternatives and similar repositories for crypto-accelerator-builds
Users that are interested in crypto-accelerator-builds are comparing it to the libraries listed below
Sorting:
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- ☆33Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 10 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ☆43Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- Demo SoC for SiliconCompiler.☆62Updated 3 weeks ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆56Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- ☆38Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- ☆57Updated 4 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 2 months ago
- Bitstream relocation and manipulation tool.☆49Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆52Updated this week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- ☆38Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆70Updated last week
- An automatic clock gating utility☆51Updated 7 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago