misaleh / CMSIS-DSP-PULPino
CMSIS DSP Library for PULPino microcontroller
☆23Updated 6 years ago
Alternatives and similar repositories for CMSIS-DSP-PULPino
Users that are interested in CMSIS-DSP-PULPino are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆81Updated last year
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆21Updated 6 years ago
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆49Updated 4 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆77Updated 2 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- Pulp virtual platform☆23Updated 2 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆61Updated this week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated this week
- Neural Engine, 16 input channels☆13Updated 2 years ago
- Algorithmic C Math Library☆62Updated 4 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated last week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Network on Chip for MPSoC☆26Updated last week
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago