misaleh / CMSIS-DSP-PULPino
CMSIS DSP Library for PULPino microcontroller
☆22Updated 6 years ago
Alternatives and similar repositories for CMSIS-DSP-PULPino:
Users that are interested in CMSIS-DSP-PULPino are comparing it to the libraries listed below
- ☆33Updated 2 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆81Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- ☆21Updated 6 years ago
- Pulp virtual platform☆23Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆14Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated this week
- Algorithmic C Math Library☆60Updated 3 months ago
- Neural Engine, 16 input channels☆13Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated last month
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆75Updated 3 weeks ago
- ☆40Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- ☆42Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- A scalable Eyeriss model in SystemC.☆27Updated 2 years ago