misaleh / CMSIS-DSP-PULPinoLinks
CMSIS DSP Library for PULPino microcontroller
☆23Updated 7 years ago
Alternatives and similar repositories for CMSIS-DSP-PULPino
Users that are interested in CMSIS-DSP-PULPino are comparing it to the libraries listed below
Sorting:
- ☆85Updated 2 years ago
- ☆34Updated 2 years ago
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆53Updated 5 years ago
- A scalable Eyeriss model in SystemC.☆31Updated 2 years ago
- ☆22Updated 7 years ago
- Neural Engine, 16 input channels☆14Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- ☆40Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- A repository for SystemC Learning examples☆71Updated 3 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Updated 3 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆87Updated 2 weeks ago
- ☆35Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Algorithmic C Machine Learning Library☆26Updated 10 months ago
- ☆65Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆10Updated 6 years ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- Algorithmic C Math Library☆65Updated 5 months ago
- An example Hardware Processing Engine☆11Updated 2 years ago
- ☆46Updated 5 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Caffe to VHDL☆68Updated 5 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆88Updated 2 months ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- CNN accelerator☆27Updated 8 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago