misaleh / CMSIS-DSP-PULPino
CMSIS DSP Library for PULPino microcontroller
☆22Updated 6 years ago
Alternatives and similar repositories for CMSIS-DSP-PULPino:
Users that are interested in CMSIS-DSP-PULPino are comparing it to the libraries listed below
- ☆33Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆81Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Neural Engine, 16 input channels☆13Updated 2 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆48Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆76Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- A scalable Eyeriss model in SystemC.☆27Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆34Updated 5 years ago
- Caffe to VHDL☆67Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆55Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆21Updated 6 years ago
- ☆40Updated 5 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated 3 weeks ago
- Tutorials on HLS Design☆51Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated 3 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month