pulp-platform / doryLinks
A tool to deploy Deep Neural Networks on PULP-based SoC's
☆80Updated 3 months ago
Alternatives and similar repositories for dory
Users that are interested in dory are comparing it to the libraries listed below
Sorting:
- NEural Minimizer for pytOrch☆43Updated 10 months ago
- ☆81Updated last year
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆34Updated 3 weeks ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆79Updated this week
- Approximate layers - TensorFlow extension☆27Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- ☆58Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- DNN Compiler for Heterogeneous SoCs☆39Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- ☆71Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- ☆40Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- Neural Engine, 16 input channels☆13Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆43Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆96Updated last month
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆93Updated 11 months ago