pulp-platform / dory
A tool to deploy Deep Neural Networks on PULP-based SoC's
☆75Updated 6 months ago
Related projects: ⓘ
- NEural Minimizer for pytOrch☆39Updated last month
- ☆73Updated 11 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆57Updated last week
- ☆30Updated 6 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆31Updated this week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- ☆53Updated 4 years ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆13Updated 11 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆25Updated last month
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆25Updated last week
- ☆67Updated 4 years ago
- ☆38Updated last week
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆124Updated 2 weeks ago
- Approximate layers - TensorFlow extension☆25Updated 4 months ago
- ☆81Updated 3 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆99Updated last week
- SAMO: Streaming Architecture Mapping Optimisation☆31Updated 11 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆77Updated last year
- ☆30Updated last year
- ☆38Updated 4 years ago
- ☆37Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆29Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆75Updated last month
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆39Updated 4 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆74Updated 9 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆37Updated 7 months ago