pulp-platform / doryLinks
A tool to deploy Deep Neural Networks on PULP-based SoC's
☆87Updated last month
Alternatives and similar repositories for dory
Users that are interested in dory are comparing it to the libraries listed below
Sorting:
- ☆84Updated last year
- NEural Minimizer for pytOrch☆44Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆86Updated 3 weeks ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆36Updated 3 weeks ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆60Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- NeuraLUT-Assemble☆41Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆47Updated 6 months ago
- ☆34Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- ☆37Updated 5 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- ☆72Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- DNN Compiler for Heterogeneous SoCs☆44Updated 3 weeks ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆71Updated 5 years ago
- ☆46Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆17Updated 3 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆46Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago