pulp-platform / doryLinks
A tool to deploy Deep Neural Networks on PULP-based SoC's
☆88Updated 2 months ago
Alternatives and similar repositories for dory
Users that are interested in dory are comparing it to the libraries listed below
Sorting:
- ☆85Updated 2 years ago
- NEural Minimizer for pytOrch☆45Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆87Updated 3 weeks ago
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆144Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- ☆60Updated 5 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆37Updated 2 weeks ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆163Updated this week
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- DNN Compiler for Heterogeneous SoCs☆52Updated 2 weeks ago
- ☆71Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- ☆35Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- NeuraLUT-Assemble☆41Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 5 months ago
- ☆72Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆40Updated 5 years ago
- ☆37Updated 7 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest