pulp-platform / doryLinks
A tool to deploy Deep Neural Networks on PULP-based SoC's
☆82Updated 5 months ago
Alternatives and similar repositories for dory
Users that are interested in dory are comparing it to the libraries listed below
Sorting:
- ☆82Updated last year
- NEural Minimizer for pytOrch☆43Updated 11 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆82Updated last month
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- ☆58Updated 5 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆35Updated 2 months ago
- ☆37Updated last year
- Approximate layers - TensorFlow extension☆27Updated 3 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated last week
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆43Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- ☆37Updated 3 years ago
- ☆44Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- ☆31Updated 2 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago
- ☆33Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- ☆71Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆79Updated last year
- ☆35Updated 3 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month