pulp-platform / doryLinks
A tool to deploy Deep Neural Networks on PULP-based SoC's
☆82Updated 5 months ago
Alternatives and similar repositories for dory
Users that are interested in dory are comparing it to the libraries listed below
Sorting:
- ☆83Updated last year
- NEural Minimizer for pytOrch☆43Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆85Updated last month
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆36Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- ☆58Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆46Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆57Updated last month
- Approximate layers - TensorFlow extension☆27Updated 3 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆72Updated 2 years ago
- ☆40Updated 5 years ago
- ☆34Updated 6 years ago
- ☆36Updated 4 months ago
- ☆71Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆154Updated last week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆37Updated 3 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated last week
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 4 months ago
- DNN Compiler for Heterogeneous SoCs☆41Updated last week
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆45Updated 5 years ago