pulp-platform / dory
A tool to deploy Deep Neural Networks on PULP-based SoC's
☆81Updated last month
Alternatives and similar repositories for dory:
Users that are interested in dory are comparing it to the libraries listed below
- NEural Minimizer for pytOrch☆41Updated 7 months ago
- ☆81Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆74Updated 2 weeks ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated last month
- ☆57Updated 4 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆31Updated 3 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆131Updated this week
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆41Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated 3 weeks ago
- ☆70Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆40Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- ☆57Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- ☆52Updated last week
- ☆36Updated last year
- ☆87Updated 9 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆90Updated 2 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 3 weeks ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆50Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- Library of approximate arithmetic circuits☆54Updated 2 years ago