pulp-platform / doryLinks
A tool to deploy Deep Neural Networks on PULP-based SoC's
☆94Updated 6 months ago
Alternatives and similar repositories for dory
Users that are interested in dory are comparing it to the libraries listed below
Sorting:
- ☆89Updated 2 years ago
- NEural Minimizer for pytOrch☆47Updated last year
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆65Updated 5 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- ☆71Updated 5 years ago
- ☆35Updated 6 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆91Updated 4 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- ☆40Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Updated 6 years ago
- DNN Compiler for Heterogeneous SoCs☆60Updated last month
- NeuraLUT-Assemble☆47Updated 5 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated last week
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 7 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆40Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- ☆72Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆155Updated 8 months ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Updated 5 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆113Updated 9 months ago