pulp-platform / dory
A tool to deploy Deep Neural Networks on PULP-based SoC's
☆80Updated 3 weeks ago
Alternatives and similar repositories for dory:
Users that are interested in dory are comparing it to the libraries listed below
- NEural Minimizer for pytOrch☆41Updated 7 months ago
- ☆81Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆73Updated last week
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆31Updated 3 months ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆41Updated 4 years ago
- ☆57Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated 2 weeks ago
- ☆70Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Updated 10 months ago
- ☆35Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆135Updated 2 weeks ago
- ☆40Updated 5 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated last week
- DNN Compiler for Heterogeneous SoCs☆26Updated 2 weeks ago
- ☆84Updated 9 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆63Updated 5 years ago
- ☆51Updated last week
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆49Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆130Updated 2 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 3 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆25Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆40Updated 5 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 weeks ago
- ☆33Updated 6 years ago