pulp-platform / fann-on-mcu
☆29Updated 4 years ago
Related projects: ⓘ
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆20Updated 4 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆29Updated last week
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆39Updated 4 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆75Updated 6 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆57Updated last week
- Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support☆85Updated 4 years ago
- ☆15Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 2 years ago
- ☆29Updated 3 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Updated last year
- Deep Compression for PyTorch Model Deployment on Microcontrollers☆17Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 4 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆22Updated last year
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆25Updated last week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆12Updated last month
- MLPerf (tm) Tiny Deep Learning Benchmarks for STM32 devices☆11Updated 5 months ago
- Collection of STM32 projects making use of Tensorflow Lite Micro☆26Updated 3 years ago
- ☆30Updated 6 months ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆39Updated 4 months ago
- CMSIS DSP Library for PULPino microcontroller☆22Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- ☆23Updated 2 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆75Updated 3 years ago
- ☆73Updated 11 months ago
- ☆17Updated last year
- generate tflite micro code which bypasses the interpreter (directly calls into kernels)☆77Updated 2 years ago
- ☆17Updated last year
- ☆32Updated last year
- NEural Minimizer for pytOrch☆39Updated last month