pulp-platform / fann-on-mcuLinks
☆31Updated 5 years ago
Alternatives and similar repositories for fann-on-mcu
Users that are interested in fann-on-mcu are comparing it to the libraries listed below
Sorting:
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 5 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated this week
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆43Updated 5 years ago
- Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support☆87Updated 5 years ago
- MLPerf (tm) Tiny Deep Learning Benchmarks for STM32 devices☆13Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 3 months ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆79Updated this week
- Deep Compression for PyTorch Model Deployment on Microcontrollers☆19Updated 4 years ago
- Acoustic features (MFSCs and MFCCs) for edge AI☆44Updated last year
- Framework for automatically porting PyTorch neural networks to CMSIS-NN.☆29Updated 4 years ago
- ☆29Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆80Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Updated last year
- Quantization and Synthesis (Device Specific Code Generation) for ADI's MAX78000 and MAX78002 Edge AI Devices☆61Updated this week
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆81Updated last year
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆33Updated 2 years ago
- Accelerating DNN inference and training on Zynq☆15Updated 4 years ago
- ☆25Updated 3 years ago
- CMSIS DSP Library for PULPino microcontroller☆23Updated 6 years ago
- NEural Minimizer for pytOrch☆43Updated 10 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- generate tflite micro code which bypasses the interpreter (directly calls into kernels)☆80Updated 2 years ago
- This project will explore how to build a binarized neural network. Take MNIST and traffic signs recognition for example. The code is base…☆12Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year