pulp-platform / quantlabLinks
☆38Updated last year
Alternatives and similar repositories for quantlab
Users that are interested in quantlab are comparing it to the libraries listed below
Sorting:
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆82Updated 5 months ago
- DNN Compiler for Heterogeneous SoCs☆41Updated last week
- A library to train and deploy quantised Deep Neural Networks☆24Updated 7 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 4 months ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆50Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆83Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆36Updated last week
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆18Updated last year
- ☆36Updated 4 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆45Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆85Updated last month
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆14Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- ☆58Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- ☆34Updated 6 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆37Updated last year
- ☆23Updated 2 years ago
- ☆33Updated 4 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- A survey on Hardware Accelerated LLMs☆59Updated 6 months ago
- ☆26Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆71Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago