pulp-platform / quantlab
☆34Updated 10 months ago
Alternatives and similar repositories for quantlab:
Users that are interested in quantlab are comparing it to the libraries listed below
- A library to train and deploy quantised Deep Neural Networks☆21Updated last month
- DNN Compiler for Heterogeneous SoCs☆22Updated this week
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆29Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆45Updated 10 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 10 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆67Updated last week
- ☆53Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆33Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆56Updated 4 years ago
- ☆69Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 3 years ago
- ☆13Updated last year
- ☆18Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- ☆33Updated 3 years ago
- ☆78Updated last year
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆35Updated 3 weeks ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 3 years ago
- ☆33Updated this week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆124Updated this week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year