hossein1387 / BARVINNLinks
BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
☆91Updated 9 months ago
Alternatives and similar repositories for BARVINN
Users that are interested in BARVINN are comparing it to the libraries listed below
Sorting:
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆92Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- ☆78Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆63Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 10 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆42Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆108Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆67Updated 4 years ago
- Public release☆56Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- RISC-V Nox core☆68Updated 2 months ago