hossein1387 / BARVINNLinks
BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
☆91Updated 10 months ago
Alternatives and similar repositories for BARVINN
Users that are interested in BARVINN are comparing it to the libraries listed below
Sorting:
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated 2 weeks ago
- ☆88Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 2 weeks ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆65Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last month
- Train and deploy LUT-based neural networks on FPGAs☆101Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆97Updated 4 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- ☆120Updated last week
- PYNQ Composabe Overlays☆73Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 9 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ☆55Updated 6 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated 2 weeks ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 8 years ago
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆124Updated 2 weeks ago
- ☆67Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆65Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- BlackParrot on Zynq☆47Updated last week
- The multi-core cluster of a PULP system.☆109Updated 3 weeks ago