hossein1387 / BARVINNLinks
BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
☆92Updated 11 months ago
Alternatives and similar repositories for BARVINN
Users that are interested in BARVINN are comparing it to the libraries listed below
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated this week
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆98Updated 5 months ago
- PYNQ Composabe Overlays☆73Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- ☆88Updated 2 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 2 weeks ago
- SpinalHDL Hardware Math Library☆93Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆102Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆66Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- RISC-V Nox core☆69Updated 4 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- The multi-core cluster of a PULP system.☆109Updated last month
- Open-Source HLS Examples for Microchip FPGAs☆49Updated 2 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆229Updated this week
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆182Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- ☆85Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 8 years ago