Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.
☆24Aug 27, 2026Updated this week
Alternatives and similar repositories for MAGIA
Users that are interested in MAGIA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- ☆48Updated this week
- ☆13Feb 1, 2025Updated last year
- ☆17Jul 10, 2026Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆42Aug 13, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 6 months ago
- ☆36Updated this week
- DNN Compiler for Heterogeneous SoCs☆75Aug 20, 2026Updated last week
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- ☆13May 10, 2018Updated 8 years ago
- ☆38Aug 13, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ET Accelerator Firmware and Runtime☆49Jul 17, 2026Updated last month
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 5 months ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated 3 weeks ago
- ☆24May 14, 2025Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆39May 20, 2026Updated 3 months ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆34Aug 22, 2024Updated 2 years ago
- Tensor Compute Primitives: Mid-level Intermediate Representation for Machine Learning Programs☆14Jun 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆37Aug 30, 2025Updated last year
- ☆16May 6, 2026Updated 3 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- ☆19Jul 26, 2024Updated 2 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆54Jan 13, 2025Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆147Updated this week
- A Single Cycle Risc-V 32 bit CPU☆77Jan 14, 2026Updated 7 months ago
- ☆26Jul 22, 2026Updated last month
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆12Jun 4, 2021Updated 5 years ago
- ☆97Oct 18, 2023Updated 2 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- SILVER - Statistical Independence and Leakage Verification☆18Jun 6, 2025Updated last year
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year