Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.
☆29Oct 23, 2026Updated this week
Alternatives and similar repositories for MAGIA
Users that are interested in MAGIA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆55Oct 16, 2026Updated last week
- ☆14Feb 1, 2025Updated last year
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Updated this week
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Oct 21, 2026Updated last week
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆25Feb 22, 2024Updated 2 years ago
- ☆14Jun 9, 2026Updated 4 months ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆57Jan 13, 2025Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated 3 weeks ago
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 8 months ago
- ET Accelerator Firmware and Runtime☆55Jul 17, 2026Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Oct 7, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- ☆22Oct 12, 2026Updated 2 weeks ago
- DNN Compiler for Heterogeneous SoCs☆83Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Sep 18, 2023Updated 3 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated 2 years ago
- ☆39Oct 22, 2026Updated last week
- ☆13May 10, 2018Updated 8 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- ☆46Mar 31, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- ☆11Sep 25, 2026Updated last month
- Redistributable part of SPEC CPU2006 benchmark☆11Jun 21, 2015Updated 11 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 7 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated 3 weeks ago
- ☆40Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modified version of the STREAM benchmark with multi-node support via MPI and OpenSHMEM and irregular memory access patterns.☆10Mar 27, 2026Updated 7 months ago
- Foundational workflow for an open-source GPU☆36Updated this week
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- CUDA optimization ladders you can learn from: GEMM from naive to Tensor Cores and Hopper WGMMA vs cuBLAS, reductions, scans, sorts, Flash…☆16Oct 8, 2026Updated 3 weeks ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- ☆24May 14, 2025Updated last year