pulp-platform / gvsocLinks
Pulp virtual platform
☆24Updated 6 months ago
Alternatives and similar repositories for gvsoc
Users that are interested in gvsoc are comparing it to the libraries listed below
Sorting:
- ☆90Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- ☆37Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- The multi-core cluster of a PULP system.☆111Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Simple runtime for Pulp platforms☆50Updated this week
- Intel Compiler for SystemC☆27Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Updated 7 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆118Updated 2 years ago
- ☆15Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆64Updated last year
- Next generation CGRA generator☆118Updated this week
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- Chisel Cheatsheet☆35Updated 2 years ago
- ☆89Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- ☆35Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago