Pulp virtual platform
☆24Jul 16, 2025Updated last year
Alternatives and similar repositories for gvsoc
Users that are interested in gvsoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆48Updated this week
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆95Aug 4, 2025Updated last year
- ☆128Updated this week
- ☆109Aug 19, 2025Updated last year
- ☆27Jan 30, 2026Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 2 months ago
- ☆12Updated this week
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- mi-optimize is a versatile tool designed for the quantization and evaluation of large language models (LLMs). The library's seamless inte…☆24Nov 28, 2024Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- ☆15Apr 28, 2026Updated 4 months ago
- MatchLib Connections Toolkit - example designs leveraging Connections☆16Jul 6, 2026Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- ☆36May 21, 2026Updated 3 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- ☆15Jun 17, 2025Updated last year
- A 5-stage pipelining RISC-V 32I simulator written in Rust.☆19Apr 21, 2021Updated 5 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Mar 19, 2026Updated 5 months ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆16Jun 29, 2026Updated 2 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Aug 19, 2026Updated last week
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆97Oct 18, 2023Updated 2 years ago
- ☆41Mar 5, 2024Updated 2 years ago
- RISC-V Virtual Prototype☆49Oct 1, 2021Updated 4 years ago
- Various test models in WNNX format. It can view with `pip install wnetron && wnetron`☆12Jun 22, 2022Updated 4 years ago
- A flexible event-driven cycle-accurate network simulator☆28Jan 28, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- Improved the performance of 8-bit PTQ4DM expecially on FID.☆11Aug 30, 2023Updated 3 years ago
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- ☆17Jul 10, 2026Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆73Updated this week
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago