Pulp virtual platform
☆24Jul 16, 2025Updated 7 months ago
Alternatives and similar repositories for gvsoc
Users that are interested in gvsoc are comparing it to the libraries listed below
Sorting:
- ☆38Updated this week
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆123Nov 12, 2025Updated 3 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Aug 4, 2025Updated 6 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- ☆12Feb 20, 2026Updated last week
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- ☆32Jan 21, 2026Updated last month
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated last week
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 3 weeks ago
- MatchLib Connections Toolkit - example designs leveraging Connections☆16Jan 6, 2026Updated last month
- Saleae Asynchronous Serial Analyzer☆19Jul 12, 2025Updated 7 months ago
- ☆102Aug 19, 2025Updated 6 months ago
- ☆26Jan 30, 2026Updated last month
- ☆17May 9, 2022Updated 3 years ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Sep 22, 2025Updated 5 months ago
- A 5-stage pipelining RISC-V 32I simulator written in Rust.☆19Apr 21, 2021Updated 4 years ago
- ☆41Mar 5, 2024Updated last year
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- mi-optimize is a versatile tool designed for the quantization and evaluation of large language models (LLMs). The library's seamless inte…☆25Nov 28, 2024Updated last year
- ☆25Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆90Oct 18, 2023Updated 2 years ago
- some knowleage about SystemC/TLM etc.☆28Jun 8, 2023Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 7 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆130Feb 19, 2026Updated last week
- ☆12Aug 12, 2022Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- Example implementation of stack tokens for Rust☆33Nov 23, 2022Updated 3 years ago