Pulp virtual platform
☆24Jul 16, 2025Updated 10 months ago
Alternatives and similar repositories for gvsoc
Users that are interested in gvsoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆39Updated this week
- ☆26Jan 30, 2026Updated 3 months ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆94Aug 4, 2025Updated 9 months ago
- ☆126Apr 20, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆106Aug 19, 2025Updated 9 months ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 6 years ago
- ☆12May 12, 2026Updated last week
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆15Updated this week
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- ☆13Jan 14, 2021Updated 5 years ago
- ☆14Apr 28, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- MatchLib Connections Toolkit - example designs leveraging Connections☆16May 4, 2026Updated 2 weeks ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- ☆32May 7, 2026Updated 2 weeks ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆16Apr 30, 2026Updated 3 weeks ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆29Oct 7, 2024Updated last year
- A 5-stage pipelining RISC-V 32I simulator written in Rust.☆19Apr 21, 2021Updated 5 years ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Mar 19, 2026Updated 2 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- ☆41Mar 5, 2024Updated 2 years ago
- a static analytical model for LLM distributed training☆133May 11, 2026Updated last week
- Information Bottleneck in DNN with PyTorch☆15Jul 6, 2023Updated 2 years ago
- RISC-V Virtual Prototype☆47Oct 1, 2021Updated 4 years ago
- Various test models in WNNX format. It can view with `pip install wnetron && wnetron`☆12Jun 22, 2022Updated 3 years ago
- Improved the performance of 8-bit PTQ4DM expecially on FID.☆11Aug 30, 2023Updated 2 years ago
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A flexible event-driven cycle-accurate network simulator☆28Jan 28, 2020Updated 6 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆67Jul 5, 2025Updated 10 months ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year