A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.
☆29Nov 18, 2025Updated 3 months ago
Alternatives and similar repositories for PULP
Users that are interested in PULP are comparing it to the libraries listed below
Sorting:
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Feb 2, 2026Updated last month
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated 2 weeks ago
- A web-based graphical simulator of a simple 32-bit, single-cycle implementation of RISC-V☆26Mar 16, 2025Updated 11 months ago
- A Single Cycle Risc-V 32 bit CPU☆68Jan 14, 2026Updated last month
- RISC-V RV32I CPU core☆34Mar 3, 2023Updated 3 years ago
- ☆38Oct 21, 2025Updated 4 months ago
- A demo system for Ibex including debug support and some peripherals☆92Jan 21, 2026Updated last month
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Mar 3, 2026Updated last week
- Centurion Minicomputer☆10Aug 2, 2022Updated 3 years ago
- RISC-V bazel toolchains for GCC compilation☆13Apr 5, 2024Updated last year
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- ☆91Oct 18, 2023Updated 2 years ago
- ☆44Feb 1, 2026Updated last month
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆52Feb 27, 2026Updated last week
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Aug 4, 2025Updated 7 months ago
- Fly your planes to victory as you re-create the aerial battles of the First World War!☆12Oct 24, 2025Updated 4 months ago
- ☆10Dec 25, 2024Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- ☆14Sep 16, 2022Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆14Dec 27, 2024Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Mar 3, 2026Updated last week
- ☆14Updated this week
- Webhook puppet module for executing r10k when git repository is pushed.☆12Apr 13, 2015Updated 10 years ago
- ☆13Aug 20, 2025Updated 6 months ago
- Hardware aware neural architecture search☆12Sep 29, 2025Updated 5 months ago
- KiCad STM32F+Audio Codec PCB Design Project☆13Aug 3, 2021Updated 4 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- ☆21Updated this week
- SystemVerilog file list pruner☆17Mar 2, 2026Updated last week
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- ☆12Dec 15, 2022Updated 3 years ago
- ☆17Dec 25, 2024Updated last year
- Library of open source PDKs☆65Mar 3, 2026Updated last week
- Emulator for Am2900 Family Microprogramming☆14Feb 11, 2020Updated 6 years ago
- This is a Weather CLI application written in Rust☆11Mar 10, 2024Updated 2 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆17Feb 20, 2026Updated 2 weeks ago