ahmad-mirsalari / PULPLinks
A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.
☆27Updated 2 years ago
Alternatives and similar repositories for PULP
Users that are interested in PULP are comparing it to the libraries listed below
Sorting:
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆112Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 10 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- 2D Systolic Array Multiplier☆20Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆92Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆85Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆141Updated this week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆53Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆63Updated last year
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆98Updated 2 years ago
- ☆13Updated 6 months ago
- SystemVerilog Tutorial☆176Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆268Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago