ahmad-mirsalari / PULPLinks
A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.
☆24Updated last year
Alternatives and similar repositories for PULP
Users that are interested in PULP are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆34Updated 6 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- 2D Systolic Array Multiplier☆16Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆86Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆96Updated last year
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆56Updated 10 months ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- Advanced Architecture Labs with CVA6☆62Updated last year
- ☆75Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆160Updated last week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated last month