ahmad-mirsalari / PULP
A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for PULP
- A Fast, Low-Overhead On-chip Network☆137Updated 3 weeks ago
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆58Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆146Updated this week
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- ☆26Updated 5 years ago
- A demo system for Ibex including debug support and some peripherals☆54Updated 2 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 2 weeks ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆68Updated 11 months ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- RISC-V Verification Interface☆76Updated 2 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆23Updated this week
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆11Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- Parameterized Booth Multiplier in Verilog 2001☆49Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆45Updated last month
- Vector processor for RISC-V vector ISA☆110Updated 4 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- ☆57Updated 2 months ago
- round robin arbiter☆68Updated 10 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆65Updated 3 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆110Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆82Updated last year