Alternatives and similar repositories for CMSIS_NN-INTQ

Users that are interested in CMSIS_NN-INTQ are comparing it to the libraries listed below

• EEESlab / CMix-NN
  CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices
  ☆47Updated 5 years ago
• EEESlab / mobilenet_v1_stm32_cmsis_nn
  Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support
  ☆88Updated 5 years ago
• eliberis / uNAS
  μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.
  ☆81Updated 4 years ago
• pulp-platform / fann-on-mcu
  ☆30Updated 5 years ago
• AaronJing / ApproxTrain
  ☆20Updated 8 months ago
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆88Updated 2 months ago
• mlcommons / tiny_results_v0.7
  This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.
  ☆19Updated 2 years ago
• mrusci / training-mixed-precision-quantized-networks
  This repository containts the pytorch scripts to train mixed-precision networks for microcontroller deployment, based on the memory contr…
  ☆50Updated last year
• pulp-platform / pulp-nn
  ☆85Updated 2 years ago
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆26Updated 6 months ago
• maltanar / qnn-inference-examples
  Jupyter notebook examples on image classification with quantized neural networks
  ☆69Updated 5 years ago
• QDucasse / brevibench
  🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas
  ☆26Updated 2 years ago
• DNN-Accelerators / Open-Source-IPs
  ☆35Updated 6 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• EECS-NTNU / bismo
  BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
  ☆144Updated 5 years ago
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆59Updated 3 years ago
• walkieq / RNN_HLS
  An LSTM template and a few examples using Vivado HLS
  ☆45Updated last year
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆34Updated 2 years ago
• elliothe / N3H_Core
  [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
  ☆11Updated 3 years ago
• pulp-platform / nemo
  NEural Minimizer for pytOrch
  ☆45Updated last year
• prateek22sri / XNOR-net-Binary-connect
  A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…
  ☆17Updated 7 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆42Updated 7 years ago
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆34Updated last week
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆26Updated last year
• awai54st / LUTNet
  ☆60Updated 5 years ago
• lucamocerino / Binary-Neural-Networks-PyTorch-1.0
  BNNs (XNOR, BNN and DoReFa) implementation for PyTorch 1.0+
  ☆40Updated 2 years ago
• pulp-platform / quantlib
  A library to train and deploy quantised Deep Neural Networks
  ☆25Updated 10 months ago
• GATECH-EIC / AutoDNNchip
  ☆71Updated 5 years ago
• da-steve101 / twn_generator
  Generate an FPGA design for a TWN
  ☆10Updated 5 years ago
• ralbertazzi / bnn
  Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools
  ☆53Updated 7 years ago