EEESlab / CMSIS_NN-INTQLinks
INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target
☆18Updated 5 years ago
Alternatives and similar repositories for CMSIS_NN-INTQ
Users that are interested in CMSIS_NN-INTQ are comparing it to the libraries listed below
Sorting:
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Updated 5 years ago
- ☆30Updated 5 years ago
- Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support☆88Updated 5 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆82Updated 4 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆90Updated 4 months ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆70Updated 5 years ago
- ☆35Updated 6 years ago
- This repository containts the pytorch scripts to train mixed-precision networks for microcontroller deployment, based on the memory contr…☆50Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆40Updated 5 years ago
- ☆63Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Generate an FPGA design for a TWN☆10Updated 6 years ago
- ☆25Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆60Updated 4 years ago
- ☆71Updated 5 years ago
- ☆14Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated last year
- ☆19Updated 9 months ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- ☆10Updated 2 years ago
- A library to train and deploy quantised Deep Neural Networks☆25Updated 11 months ago