Alternatives and similar repositories for CMSIS_NN-INTQ:

Users that are interested in CMSIS_NN-INTQ are comparing it to the libraries listed below

• pulp-platform / fann-on-mcu
  ☆30Updated 5 years ago
• EEESlab / CMix-NN
  CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices
  ☆39Updated 4 years ago
• max2ma / shiftNet
  ☆14Updated 5 years ago
• EEESlab / mobilenet_v1_stm32_cmsis_nn
  Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support
  ☆86Updated 4 years ago
• mrusci / training-mixed-precision-quantized-networks
  This repository containts the pytorch scripts to train mixed-precision networks for microcontroller deployment, based on the memory contr…
  ☆49Updated 9 months ago
• pulp-platform / nemo
  NEural Minimizer for pytOrch
  ☆41Updated 7 months ago
• wjc852456 / Neural-Networks-on-Silicon
  This is a collection of works on neural networks and neural accelerators.
  ☆40Updated 6 years ago
• areusch / microtvm-blogpost-eval
  ☆29Updated 3 years ago
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆80Updated 2 weeks ago
• Yang-YiFan / DiracDeltaNet
  PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
  ☆31Updated 5 years ago
• prateek22sri / XNOR-net-Binary-connect
  A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…
  ☆18Updated 6 years ago
• misaleh / CMSIS-DSP-PULPino
  CMSIS DSP Library for PULPino microcontroller
  ☆22Updated 6 years ago
• mlcommons / tiny_results_v0.7
  This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.
  ☆16Updated last year
• DNN-Accelerators / Open-Source-IPs
  ☆33Updated 6 years ago
• aztc / EtinyNet
  ☆24Updated 2 years ago
• os-hxfan / BayesNN_FPGA
  FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
  ☆22Updated last year
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆56Updated 3 years ago
• AaronJing / ApproxTrain
  ☆19Updated 2 weeks ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆36Updated 4 years ago
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆32Updated last year
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆27Updated 10 months ago
• SameLight / ITRI-OpenDLA
  Express DLA implementation for FPGA, revised based on NVDLA.
  ☆9Updated 5 years ago
• pulp-platform / pulp-nn
  ☆78Updated last year
• awai54st / LUTNet
  ☆56Updated 4 years ago
• g0kul / vcnn
  Verilog Convolutional Neural Network on PYNQ
  ☆28Updated 6 years ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• ARM-software / DeepFreeze
  ☆40Updated 5 years ago
• xyzxinyizhang / 2019-DAC-System-Design-Contest
  ☆35Updated 5 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• yuehniu / CNN.frequencyFPGA
  CNN Accelerator in Frequency Domain
  ☆12Updated 5 years ago