EEESlab / CMSIS_NN-INTQ
INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target
☆18Updated 5 years ago
Alternatives and similar repositories for CMSIS_NN-INTQ:
Users that are interested in CMSIS_NN-INTQ are comparing it to the libraries listed below
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆41Updated 5 years ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆17Updated last year
- Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support☆86Updated 5 years ago
- ☆31Updated 5 years ago
- This repository containts the pytorch scripts to train mixed-precision networks for microcontroller deployment, based on the memory contr…☆49Updated 11 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆14Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆29Updated 3 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last month
- Accelerating DNN inference and training on Zynq☆15Updated 4 years ago
- NEural Minimizer for pytOrch☆42Updated 9 months ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 4 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆81Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e☆28Updated 6 years ago
- ☆57Updated 4 years ago
- ☆18Updated 3 years ago
- Generate an FPGA design for a TWN☆10Updated 5 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆34Updated 4 months ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆77Updated last month
- ☆81Updated last year
- ☆70Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- Approximate layers - TensorFlow extension☆27Updated last week