EEESlab / CMix-NNLinks
CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices
☆46Updated 5 years ago
Alternatives and similar repositories for CMix-NN
Users that are interested in CMix-NN are comparing it to the libraries listed below
Sorting:
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆87Updated last month
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆81Updated 4 years ago
- ☆71Updated 5 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 5 months ago
- ☆25Updated 3 years ago
- ☆28Updated 5 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆52Updated last year
- ☆34Updated 6 years ago
- ☆84Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆18Updated 2 years ago
- ☆18Updated 3 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆41Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆26Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆19Updated last month
- HLS implemented systolic array structure☆41Updated 7 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- ☆46Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago