EEESlab / CMix-NNLinks
CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices
☆48Updated 5 years ago
Alternatives and similar repositories for CMix-NN
Users that are interested in CMix-NN are comparing it to the libraries listed below
Sorting:
- ☆71Updated 5 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Updated 2 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆90Updated 3 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆31Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last month
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 5 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆81Updated 4 years ago
- ☆19Updated 3 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 4 years ago
- ☆25Updated 3 years ago
- ☆35Updated 6 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- ☆58Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 5 months ago
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆19Updated 3 months ago
- ☆86Updated 2 years ago
- ☆46Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- ☆61Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆146Updated 5 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆52Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Improving Post Training Neural Quantization: Layer-wise Calibration and Integer Programming☆98Updated 4 years ago
- This repository containts the pytorch scripts to train mixed-precision networks for microcontroller deployment, based on the memory contr…☆50Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago