Alternatives and similar repositories for mlonmcu:

Users that are interested in mlonmcu are comparing it to the libraries listed below

• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆73Updated last week
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆33Updated 5 years ago
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆23Updated 2 years ago
• pulp-platform / Deeploy
  DNN Compiler for Heterogeneous SoCs
  ☆26Updated 2 weeks ago
• pulp-platform / pulp-trainlib
  Floating-Point Optimized On-Device Learning Library for the PULP Platform.
  ☆31Updated 3 months ago
• pulp-platform / redmule
  ☆47Updated this week
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆80Updated 3 weeks ago
• yonseicasl / NPUsim
  NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
  ☆29Updated 2 months ago
• LCAI-TIHU / SW
  LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
  ☆23Updated 2 years ago
• pulp-platform / pulp-nn
  ☆81Updated last year
• pulp-platform / neureka
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆21Updated this week
• tum-ei-eda / etiss
  Extendable Translating Instruction Set Simulator
  ☆29Updated 3 weeks ago
• ics-jku / riscv-vp-plusplus
  RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…
  ☆30Updated last week
• pulp-platform / quantlab
  ☆35Updated last year
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆22Updated 3 years ago
• zeasa / nvdla-compiler
  ☆42Updated 5 years ago
• twaclaw / matmult
  A floating-point matrix multiplication implemented in hardware
  ☆31Updated 4 years ago
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆79Updated 6 years ago
• suchandler96 / gem5-NVDLA
  ☆29Updated 5 months ago
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆34Updated 4 years ago
• pulp-platform / stream-ebpc
  Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…
  ☆24Updated 4 years ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆100Updated last year
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆52Updated 5 years ago
• SingularityKChen / SystemC-Training
  SystemC training aimed at TLM.
  ☆28Updated 4 years ago
• amin-norollah / PAT-Noxim
  cycle accurate Network-on-Chip Simulator
  ☆27Updated last year
• XUANTIE-RV / tvm
  TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
  ☆30Updated 8 months ago
• hlslibs / ac_ml
  Algorithmic C Machine Learning Library
  ☆22Updated 2 months ago
• dac-sdc / fpga_starter_2023
  ☆8Updated last year
• tum-ei-eda / utvm_staticrt_codegen
  This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…
  ☆28Updated 3 years ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆29Updated 2 years ago