tum-ei-eda / mlonmcuLinks
Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
☆35Updated this week
Alternatives and similar repositories for mlonmcu
Users that are interested in mlonmcu are comparing it to the libraries listed below
Sorting:
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆86Updated last month
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆85Updated last year
- ☆32Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- ☆35Updated 6 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆88Updated 2 months ago
- ☆46Updated 5 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- DNN Compiler for Heterogeneous SoCs☆47Updated 2 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- ☆37Updated 6 months ago
- ☆76Updated last week
- Pulp virtual platform☆23Updated 2 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- ☆49Updated 5 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆36Updated last month
- Algorithmic C Machine Learning Library☆26Updated 9 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆36Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 3 months ago
- ☆61Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆32Updated 2 years ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 2 months ago