tum-ei-eda / mlonmcuLinks
Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
☆34Updated this week
Alternatives and similar repositories for mlonmcu
Users that are interested in mlonmcu are comparing it to the libraries listed below
Sorting:
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆79Updated last week
- DNN Compiler for Heterogeneous SoCs☆39Updated last week
- ☆81Updated last year
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆36Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- ☆44Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 3 months ago
- ☆17Updated 5 years ago
- ☆61Updated last week
- Reconfigurable Binary Engine☆16Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- ☆35Updated 2 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆24Updated 2 weeks ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆58Updated 5 years ago
- ☆30Updated 2 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- ☆30Updated 2 years ago
- ☆47Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- matrix-coprocessor for RISC-V☆16Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago