tum-ei-eda / mlonmcuLinks
Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
☆35Updated 2 weeks ago
Alternatives and similar repositories for mlonmcu
Users that are interested in mlonmcu are comparing it to the libraries listed below
Sorting:
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆85Updated last week
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆83Updated 3 weeks ago
- ☆83Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- ☆33Updated 4 months ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆26Updated last week
- ☆46Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated this week
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆18Updated 2 weeks ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆36Updated this week
- ☆72Updated 2 weeks ago
- NeuraLUT-Assemble☆38Updated this week
- ☆47Updated 4 months ago
- ☆38Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆44Updated 5 years ago
- ☆36Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆39Updated 7 months ago
- DNN Compiler for Heterogeneous SoCs☆44Updated last week
- Pulp virtual platform☆23Updated last month
- ☆31Updated 5 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆13Updated 8 months ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Example for running IREE in a bare-metal Arm environment.☆38Updated 3 weeks ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago