tum-ei-eda / mlonmcuLinks
Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
☆33Updated last week
Alternatives and similar repositories for mlonmcu
Users that are interested in mlonmcu are comparing it to the libraries listed below
Sorting:
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆89Updated 2 months ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- ☆85Updated 2 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆91Updated 4 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Pulp virtual platform☆24Updated 5 months ago
- ☆89Updated last week
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆37Updated 2 weeks ago
- ☆35Updated this week
- ☆48Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- ☆35Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- ☆40Updated last year
- ☆40Updated 8 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- ☆36Updated 4 years ago
- matrix-coprocessor for RISC-V☆26Updated 2 weeks ago
- Algorithmic C Machine Learning Library☆26Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A floating-point matrix multiplication implemented in hardware☆32Updated 4 years ago