tum-ei-eda / mlonmcu

Related projects ⓘ

Alternatives and complementary repositories for mlonmcu

• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆64Updated this week
• LCAI-TIHU / SW
  LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
  ☆22Updated last year
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆26Updated 4 years ago
• suchandler96 / gem5-NVDLA
  ☆21Updated last month
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆21Updated 3 years ago
• yonseicasl / NPUsim
  NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator
  ☆24Updated last week
• pulp-platform / neureka
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆19Updated last month
• ics-jku / riscv-vp-plusplus
  RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…
  ☆24Updated last month
• hlslibs / ac_ml
  Algorithmic C Machine Learning Library
  ☆22Updated 3 months ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆30Updated last year
• pulp-platform / quantlab
  ☆34Updated 8 months ago
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆44Updated 5 months ago
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆79Updated 8 months ago
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆21Updated 2 years ago
• harvard-acc / ESP_Systolic_Array_Accelerator
  ☆3Updated 3 years ago
• pulp-platform / stream-ebpc
  Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…
  ☆24Updated 4 years ago
• zeasa / nvdla-compiler
  ☆42Updated 5 years ago
• pulp-platform / pulp-nn
  ☆77Updated last year
• harvard-acc / FlexASR
  FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
  ☆42Updated 2 years ago
• mit-han-lab / iccad-tinyml-open
  [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers
  ☆15Updated last year
• sfu-arch / SpGEMM
  ☆33Updated 3 years ago
• amin-norollah / PAT-Noxim
  cycle accurate Network-on-Chip Simulator
  ☆25Updated last year
• TeCSAR-UNCC / gem5-SALAM
  ☆84Updated 9 months ago
• dac-sdc / fpga_starter_2023
  ☆8Updated last year
• SingularityKChen / SystemC-Training
  SystemC training aimed at TLM.
  ☆26Updated 4 years ago
• SameLight / ITRI-OpenDLA
  Express DLA implementation for FPGA, revised based on NVDLA.
  ☆9Updated 5 years ago
• tum-ei-eda / etiss
  Extendable Translating Instruction Set Simulator
  ☆29Updated 3 weeks ago
• meton-robean / Vector_MulAdd_Accelerator
  vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器
  ☆49Updated 4 years ago
• ic-lab-duth / NoCpad
  HLS for Networks-on-Chip
  ☆31Updated 3 years ago
• hsa-ees / paranut
  The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
  ☆32Updated last year