tum-ei-eda / mlonmcuLinks
Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
☆35Updated last week
Alternatives and similar repositories for mlonmcu
Users that are interested in mlonmcu are comparing it to the libraries listed below
Sorting:
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆82Updated last month
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆82Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆82Updated 5 months ago
- Pulp virtual platform☆23Updated 3 years ago
- ☆68Updated last week
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆31Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆31Updated 3 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆17Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- ☆44Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- ☆37Updated last year
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆35Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated last week