tum-ei-eda / mlonmcu
Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
☆34Updated this week
Alternatives and similar repositories for mlonmcu
Users that are interested in mlonmcu are comparing it to the libraries listed below
Sorting:
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆77Updated 2 months ago
- ☆61Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated last week
- ☆81Updated last year
- DNN Compiler for Heterogeneous SoCs☆36Updated this week
- ☆44Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Pulp virtual platform☆23Updated 2 years ago
- ☆33Updated 2 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆34Updated last week
- Algorithmic C Machine Learning Library☆23Updated 4 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆100Updated 2 years ago
- ☆33Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 4 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- Xtext project to parse CoreDSL files☆18Updated 3 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 3 months ago
- ☆16Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆34Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Reconfigurable Binary Engine☆16Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 2 years ago