pulp-platform / pulp-transformer
☆15Updated 4 months ago
Alternatives and similar repositories for pulp-transformer:
Users that are interested in pulp-transformer are comparing it to the libraries listed below
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆42Updated 3 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- Learn NVDLA by SOMNIA☆30Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- ☆9Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆66Updated last week
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆92Updated 3 weeks ago
- ☆29Updated last month
- A high-efficiency system-on-chip for floating-point compute workloads.☆24Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 2 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 2 months ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- ☆82Updated last year
- ☆33Updated 6 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Pulp virtual platform☆23Updated 2 years ago
- A 8-/16-/32-/64-bit floating point number family☆16Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆84Updated this week
- The multi-core cluster of a PULP system.☆66Updated this week
- Example for running IREE in a bare-metal Arm environment.☆25Updated last week
- Chisel implementation of Neural Processing Unit for System on the Chip☆22Updated 2 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated 2 weeks ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 6 months ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆18Updated last month
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆11Updated 6 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- ☆78Updated last year