pulp-platform / pulp-transformerLinks
Optimizing the Deployment of Tiny Transformers on Low-Power MCUs
☆23Updated 11 months ago
Alternatives and similar repositories for pulp-transformer
Users that are interested in pulp-transformer are comparing it to the libraries listed below
Sorting:
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆85Updated last month
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆50Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆48Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- LLVM OpenCL C compiler suite for ventus GPGPU☆51Updated last week
- ☆98Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆92Updated last year
- ☆83Updated last year
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆66Updated 11 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- ☆47Updated 3 months ago
- The Riallto Open Source Project from AMD☆82Updated 3 months ago
- ☆37Updated last year
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated 2 weeks ago
- A 8-/16-/32-/64-bit floating point number family☆17Updated 3 years ago
- Machine-Learning Accelerator System Exploration Tools☆173Updated 2 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- For CPU experiment☆12Updated 4 years ago
- A survey on Hardware Accelerated LLMs☆59Updated 6 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 4 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆11Updated 7 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- ☆38Updated last year