pulp-platform / quantlibLinks
A library to train and deploy quantised Deep Neural Networks
☆24Updated 7 months ago
Alternatives and similar repositories for quantlib
Users that are interested in quantlib are comparing it to the libraries listed below
Sorting:
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆35Updated 2 months ago
- ☆37Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆82Updated 5 months ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆44Updated 5 years ago
- ☆82Updated last year
- DNN Compiler for Heterogeneous SoCs☆42Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆49Updated last year
- ☆33Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆82Updated last month
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆149Updated 3 weeks ago
- ☆30Updated 8 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆35Updated 3 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆18Updated 2 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27Updated last year
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆26Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- ☆58Updated 5 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- ☆71Updated 5 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week