A library to train and deploy quantised Deep Neural Networks
☆28Dec 18, 2024Updated last year
Alternatives and similar repositories for quantlib
Users that are interested in quantlib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆41Mar 5, 2024Updated 2 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆43Mar 3, 2026Updated 7 months ago
- Optimizing the Deployment of Tiny Transformers on Low-Power MCUs☆38Sep 2, 2024Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆79Aug 20, 2026Updated last month
- ☆27Jan 30, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆95Aug 4, 2025Updated last year
- ☆28Apr 17, 2026Updated 5 months ago
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated 2 years ago
- The code used to generate the Wake Vision dataset for person detection☆17Jul 29, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- Code for reproducing the results from "CrAM: A Compression-Aware Minimizer" accepted at ICLR 2023☆10Mar 1, 2023Updated 3 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Jan 10, 2020Updated 6 years ago
- GNU toolchain for PULP and RISC-V☆14Mar 15, 2025Updated last year
- ☆92Apr 22, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Updated this week
- ☆37Sep 23, 2026Updated 2 weeks ago
- This repository containts the pytorch scripts to train mixed-precision networks for microcontroller deployment, based on the memory contr…☆50May 9, 2024Updated 2 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago
- ☆14Sep 27, 2021Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆205Updated this week
- Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support☆92Mar 6, 2020Updated 6 years ago
- The ALL Arduino Nano 33 BLE Sense Classifier is an experiment to explore how low powered microcontrollers, specifically the Arduino Nano …☆10Jul 21, 2021Updated 5 years ago
- ☆25Sep 9, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Oct 2, 2026Updated last week
- The source code for target sound detection☆15Feb 26, 2022Updated 4 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 4 years ago
- ☆10Feb 1, 2022Updated 4 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- A vec-backed tree structure with tree-specific generational indexes.☆20Aug 3, 2025Updated last year
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 13 years ago
- Open-source 3D IC EDA (still updating)☆94Mar 15, 2026Updated 6 months ago
- Human Activity Recognition Using Convolutional Neural Network in Keras for SensorTile (STMicroelectronics)☆11Jul 16, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A differentiable spiking neural network simulator☆26Dec 5, 2025Updated 10 months ago
- ☆16Sep 27, 2023Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- ☆11Dec 15, 2023Updated 2 years ago
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- MLPerf® Tiny is an ML benchmark suite for extremely low-power systems such as microcontrollers☆480Jul 13, 2026Updated 2 months ago
- UNSUPPORTED INTERNAL toolchain builds☆49Sep 13, 2026Updated 3 weeks ago