pulp-platform / quantlibLinks
A library to train and deploy quantised Deep Neural Networks
☆25Updated last year
Alternatives and similar repositories for quantlib
Users that are interested in quantlib are comparing it to the libraries listed below
Sorting:
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆37Updated 2 weeks ago
- ☆40Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆91Updated 4 months ago
- DNN Compiler for Heterogeneous SoCs☆58Updated last week
- ☆64Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆174Updated 2 months ago
- ☆35Updated 6 years ago
- ☆85Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆108Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆56Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- NeuraLUT-Assemble☆46Updated 4 months ago
- ☆72Updated 2 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆43Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆89Updated 2 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- HLS implemented systolic array structure☆41Updated 8 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- Machine-Learning Accelerator System Exploration Tools☆183Updated last week
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- ☆65Updated 7 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- ☆71Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆18Updated 3 years ago
- ☆40Updated 6 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆101Updated 2 weeks ago