pulp-platform / quantlibLinks
A library to train and deploy quantised Deep Neural Networks
☆24Updated 5 months ago
Alternatives and similar repositories for quantlib
Users that are interested in quantlib are comparing it to the libraries listed below
Sorting:
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆34Updated 3 weeks ago
- ☆36Updated last year
- DNN Compiler for Heterogeneous SoCs☆39Updated this week
- ☆81Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 3 months ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆17Updated 2 years ago
- ☆30Updated 6 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆58Updated 5 years ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆41Updated this week
- Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.☆25Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆48Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆32Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆94Updated 11 months ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 6 months ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆24Updated last year
- ☆71Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆79Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆150Updated 2 months ago
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆18Updated 2 months ago
- ☆33Updated 6 years ago
- ☆35Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week