The PULP RI5CY core modified for Verilator modeling and as a GDB server.
☆27Jan 11, 2019Updated 7 years ago
Alternatives and similar repositories for ri5cy
Users that are interested in ri5cy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆14Jan 17, 2025Updated last year
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆38Dec 8, 2024Updated last year
- ☆15Jul 28, 2022Updated 3 years ago
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 2 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆39Updated this week
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 8 months ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆15Sep 27, 2022Updated 3 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 4 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- ☆94Oct 18, 2023Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 12 years ago
- ☆13May 5, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Apr 6, 2026Updated last month
- PatchFuzz: Fuzzing for JavaScript Engine Incomplete Security Patches☆20Dec 17, 2025Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 128KB AXI cache (32-bit in, 256-bit out)☆56May 10, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 2 weeks ago
- ☆30Mar 13, 2025Updated last year
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Apr 15, 2026Updated 3 weeks ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- Portable C standard library re-entrant hash table search functions.☆11Sep 2, 2021Updated 4 years ago
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago