The PULP RI5CY core modified for Verilator modeling and as a GDB server.
☆26Jan 11, 2019Updated 7 years ago
Alternatives and similar repositories for ri5cy
Users that are interested in ri5cy are comparing it to the libraries listed below
Sorting:
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- ☆13May 5, 2023Updated 2 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Hack@DAC 2021☆16Jul 24, 2024Updated last year
- ☆39Dec 8, 2024Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- ☆18Apr 5, 2015Updated 10 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆16Apr 21, 2019Updated 6 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- ☆22Jun 23, 2024Updated last year
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- ☆24Jul 2, 2024Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Feb 11, 2026Updated 3 weeks ago
- A verilog parser☆19Apr 12, 2024Updated last year
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- ☆25Feb 26, 2024Updated 2 years ago