The PULP RI5CY core modified for Verilator modeling and as a GDB server.
☆27Jan 11, 2019Updated 7 years ago
Alternatives and similar repositories for ri5cy
Users that are interested in ri5cy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆38Dec 8, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆13Jul 28, 2022Updated 3 years ago
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆37Updated this week
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 6 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 7 months ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 4 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆19Nov 18, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 11 years ago
- ☆13May 5, 2023Updated 2 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated last month
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Jan 26, 2019Updated 7 years ago
- PatchFuzz: Fuzzing for JavaScript Engine Incomplete Security Patches☆19Dec 17, 2025Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- ☆17May 29, 2023Updated 2 years ago
- ☆30Mar 13, 2025Updated last year
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆35Updated this week
- ☆19Oct 7, 2025Updated 5 months ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- Portable C standard library re-entrant hash table search functions.☆11Sep 2, 2021Updated 4 years ago
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago
- Perl 模块 Graph::Easy 中文文档☆25Jan 16, 2016Updated 10 years ago
- Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabric…☆43Jun 11, 2025Updated 9 months ago