embecosm / ri5cy
The PULP RI5CY core modified for Verilator modeling and as a GDB server.
☆21Updated 6 years ago
Alternatives and similar repositories for ri5cy:
Users that are interested in ri5cy are comparing it to the libraries listed below
- Platform Level Interrupt Controller☆37Updated 10 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- ☆41Updated 6 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆26Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated last month
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- ☆53Updated 4 years ago
- PCI Express controller model☆51Updated 2 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆15Updated 10 months ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- RISC-V Virtual Prototype☆41Updated 3 years ago
- Public release☆50Updated 5 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Modular Multi-ported SRAM-based Memory☆29Updated 4 months ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆16Updated last week