grayresearch / s4ga
a small simple slow serial FPGA core
☆16Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for s4ga
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- ☆33Updated last year
- A padring generator for ASICs☆22Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- USB virtual model in C++ for Verilog☆28Updated last month
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- ☆29Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆19Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- Virtual development board for HDL design☆39Updated last year
- PicoRV☆43Updated 4 years ago
- MBLANC: mini Board Lab and Companion☆10Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- RISC-V processor☆28Updated 2 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- Bitstream relocation and manipulation tool.☆40Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- ☆22Updated 2 years ago
- Xilinx Unisim Library in Verilog☆71Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- ☆12Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago