a small simple slow serial FPGA core
☆16Mar 11, 2021Updated 5 years ago
Alternatives and similar repositories for s4ga
Users that are interested in s4ga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- ☆15May 17, 2025Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- [Shelved] RPI CM4 carrier for use in OpenHD☆14Mar 27, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- ☆40Apr 22, 2021Updated 5 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Two stage x86 boot loader and preliminary kernel code which are combined into single binary file to be flashed to PCI expansion card with…☆36Jan 30, 2017Updated 9 years ago
- ☆48Oct 14, 2016Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- moderngpu algorithms for C++ shaders☆16Mar 3, 2021Updated 5 years ago
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- Document about design of a GNSS receiver☆14May 28, 2020Updated 6 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 2 months ago
- Kernel source build instructions and scripts for the ARK Jetson Carrier☆19Updated this week
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- uckermit: μC‑Kermit (μCKermit, micro‑C‑Kermit, microkermit) is a minimalistic Kermit implementation for small, embedded, or resource cons…☆21Nov 28, 2025Updated 7 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 2 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Notes and utilities for reverse engineering the firmware used in MediaTek's WiFi cores. This includes the cores used in PCIe/USB/SDIO-att…☆25Jan 5, 2024Updated 2 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- SystemC Configuration, Control and Inspection (CCI)☆21May 26, 2026Updated last month
- A gdbstub for connecting GDB to a RISC-V Debug Module☆29Oct 7, 2024Updated last year
- ☆17Mar 21, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Polar encoding & decoding☆13Sep 17, 2019Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆17Oct 23, 2025Updated 8 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 3 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago