a small simple slow serial FPGA core
☆16Mar 11, 2021Updated 5 years ago
Alternatives and similar repositories for s4ga
Users that are interested in s4ga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TinyTapeout2 Super Slow Serial SRAM FPGA☆12Dec 2, 2022Updated 3 years ago
- A Suite of Benchmark Programs for C-based High-Level Synthesis☆11Jun 9, 2025Updated last year
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- ☆15May 17, 2025Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Modelsim QEMU Unicorn integration via the FLI☆15Oct 19, 2025Updated last year
- USB to HID touchscreen based on Raspberry Pi RP2 MCUs☆18Oct 20, 2026Updated last week
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- [Shelved] RPI CM4 carrier for use in OpenHD☆14Mar 27, 2022Updated 4 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Hardware extensions for the Gigatron☆12Nov 13, 2024Updated last year
- ☆11Mar 1, 2021Updated 5 years ago
- Collection of programs for MC14500☆12Mar 26, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- Two stage x86 boot loader and preliminary kernel code which are combined into single binary file to be flashed to PCI expansion card with…☆36Jan 30, 2017Updated 9 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Document about design of a GNSS receiver☆14May 28, 2020Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- moderngpu algorithms for C++ shaders☆16Mar 3, 2021Updated 5 years ago
- Discord APRS gateway☆12Jul 27, 2022Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 3 years ago
- uckermit: μC‑Kermit (μCKermit, micro‑C‑Kermit, microkermit) is a minimalistic Kermit implementation for small, embedded, or resource cons…☆21Nov 28, 2025Updated 11 months ago
- Small micro-coded RISC-V softcore☆16Nov 27, 2018Updated 7 years ago
- See https://github.com/cs341-illinois/on-demand☆11May 25, 2025Updated last year
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Icon Hash by Python☆12May 28, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A CLI for working with Meilisearch☆12Aug 1, 2024Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Polar encoding & decoding☆13Sep 17, 2019Updated 7 years ago
- scripts to automate building common libraries&osm tools on Windows☆12Sep 10, 2017Updated 9 years ago
- Flask/Mongo app to manually tag shreds. Experimental, volatile, unstable. No english translation yet, sorry.☆20Feb 26, 2017Updated 9 years ago
- Verilog dbus (TI transfer bus) implementation and bridge to UART. High-performance link with TI calculators such as TI-89.☆13Sep 25, 2025Updated last year