grayresearch / s4gaLinks
a small simple slow serial FPGA core
☆16Updated 4 years ago
Alternatives and similar repositories for s4ga
Users that are interested in s4ga are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- ☆22Updated 3 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- PicoRV☆44Updated 5 years ago
- RISC-V processor☆31Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- ☆39Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week