grayresearch / s4ga
a small simple slow serial FPGA core
☆16Updated 3 years ago
Alternatives and similar repositories for s4ga:
Users that are interested in s4ga are comparing it to the libraries listed below
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- ☆33Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- A padring generator for ASICs☆25Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Virtual development board for HDL design☆40Updated last year
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- RISC-V processor☆28Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- ☆22Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- ☆36Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆33Updated 4 years ago
- PicoRV☆44Updated 5 years ago