An open source generator for standard cell based memories.
☆14Sep 6, 2016Updated 10 years ago
Alternatives and similar repositories for potstill
Users that are interested in potstill are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- A framework for FPGA emulation of mixed-signal systems☆40Jul 28, 2021Updated 5 years ago
- An analytical model and map-space exploration tool for GEMMs on HW Accelerators based on spatial architectures☆10Oct 17, 2025Updated last year
- ☆10Nov 2, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- E-I Net is a spiking neural network simulation and a general-purpose spiking neural circuit simulator☆11Oct 4, 2025Updated last year
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago
- BiomedBench is a benchmark suite of biomedical applications targeting low-power wearables☆13Sep 26, 2024Updated 2 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Oct 14, 2026Updated 3 weeks ago
- Hardware Acceleration☆17Updated this week
- Automatic generation of real number models from analog circuits☆51Apr 2, 2024Updated 2 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- **SCAM ALERT !!!!!!! ALPHABAY VE DARK WEB TURKİSH DOLANDIRICIDIR BU KONUYU AÇANLARDA KENDİLERİDİR UZAK DURUN** **BÜYÜK BİR DOLANDIRICIL…☆10Jul 14, 2023Updated 3 years ago
- Python-based hexadecimal calculator☆11Jun 11, 2019Updated 7 years ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆55May 8, 2026Updated 5 months ago
- A series of simulations organized as homework assignments that were part of the course on Neuromorphic Engineering at IIT Bombay (course …☆10Jul 19, 2016Updated 10 years ago
- Python package to train, deploy, and communicate with TrueNorth☆13Apr 26, 2019Updated 7 years ago
- Bluetooth "TOMU" board☆16Oct 26, 2026Updated last week
- Code for implementing the "stable memory with unstable synapses" RNN simulations☆15May 2, 2019Updated 7 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 8 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated 2 years ago
- Python module for 8B10B encoding and decoding☆12Oct 26, 2026Updated last week
- ☆33Jul 28, 2020Updated 6 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated 2 months ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- Simple but reliable memory allocator for embedded Rust and #![no_std]☆13Sep 19, 2024Updated 2 years ago
- Supplementary Material for "Neuromorphic Silicon Photonics"☆11Apr 13, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆16Sep 3, 2018Updated 8 years ago
- A high-throughput, parameterized, parallel crc hardware implementation.☆12Jun 2, 2024Updated 2 years ago
- NeMo - A hardware agnostic neuromorphic processor simulation model built on ROSS☆14Aug 11, 2020Updated 6 years ago
- hdnet - Hopfield denoising network☆16Oct 6, 2022Updated 4 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- Translator for SystemVerilog DUT code to gHDL compatible VHDL code.☆27Updated this week