Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
☆15Dec 19, 2024Updated last year
Alternatives and similar repositories for open-register-design-tool
Users that are interested in open-register-design-tool are comparing it to the libraries listed below
Sorting:
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 6 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- ☆25Mar 25, 2019Updated 6 years ago
- Download proccedings from DVCon☆22Jun 9, 2021Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Oct 31, 2023Updated 2 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆75Dec 12, 2025Updated 2 months ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 4 years ago
- opensource crypto IP core☆29Nov 20, 2020Updated 5 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- phpLicenseWatcher is a simple Web frontend to the FlexLM lmstat and lmdiag commands that gives information about the status of FlexLM ser…☆42Jan 26, 2026Updated last month
- Build and test environment for CMSIS-Pack containing TensorFlow Lite Micro☆17Updated this week
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- WWVB emulator using an ESP32☆10Apr 2, 2020Updated 5 years ago
- ☆41Apr 4, 2021Updated 4 years ago
- Bootloader tool for OLS☆22Jul 17, 2016Updated 9 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- SystemRDL 2.0 language compiler front-end☆271Feb 27, 2026Updated last week
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Aug 10, 2022Updated 3 years ago
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- USB serial device (CDC-ACM)☆45Jun 28, 2020Updated 5 years ago
- ALio Proto Board: The ALL-in-One Prototyping Board☆15Aug 8, 2022Updated 3 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Apr 21, 2022Updated 3 years ago
- ☆11Nov 24, 2020Updated 5 years ago