Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
☆15Jun 25, 2026Updated 4 months ago
Alternatives and similar repositories for open-register-design-tool
Users that are interested in open-register-design-tool are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- A implement of Chinese SHA(SM3) on FPGA from SHU ACTION team☆10Oct 9, 2019Updated 7 years ago
- Import and export IP-XACT XML register models☆41Nov 5, 2025Updated last year
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 10 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Download proccedings from DVCon☆24Mar 29, 2026Updated 7 months ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 3 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 7 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆115Oct 31, 2023Updated 3 years ago
- YAMM package repository☆36Updated this week
- ☆11Nov 24, 2020Updated 5 years ago
- ☆28Mar 25, 2019Updated 7 years ago
- Sphinx extension for rendering bitfields☆12Jan 23, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- opensource crypto IP core☆31Nov 20, 2020Updated 5 years ago
- CMake/GoogleTest/TravisCI/Coveralls/CoverityScan/Doxygen☆10Aug 8, 2019Updated 7 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- Use C with sphinx.ext.autodoc☆15Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AI-native Chiplet design flow based on open-source EDA toolchain☆52Oct 29, 2026Updated last week
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- phpLicenseWatcher is a simple Web frontend to the FlexLM lmstat and lmdiag commands that gives information about the status of FlexLM ser…☆43Oct 26, 2026Updated last week
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 3 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆68Sep 22, 2026Updated last month
- SystemRDL 2.0 language compiler front-end☆289Oct 7, 2026Updated last month
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆17Jul 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- Yet Another Simulation Architecture☆78Sep 17, 2020Updated 6 years ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 3 weeks ago