☆19Aug 30, 2020Updated 5 years ago
Alternatives and similar repositories for vhdl2verilog
Users that are interested in vhdl2verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆11Apr 19, 2024Updated last year
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- coursier CLI launchers☆15Mar 12, 2026Updated last week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆139Feb 16, 2026Updated last month
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- Sparse data processing library with a generic, HPC-centric design, supports feature extraction, IO, reordering and partitioning.☆25Aug 6, 2025Updated 7 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 6 months ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 10 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- ☆23Mar 15, 2025Updated last year
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆14Jul 10, 2024Updated last year
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- general-cores☆21Jul 16, 2025Updated 8 months ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆18Jun 21, 2015Updated 10 years ago
- ☆27Apr 13, 2022Updated 3 years ago
- ☆20Aug 4, 2022Updated 3 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆17Aug 3, 2021Updated 4 years ago
- TBD☆15Feb 6, 2025Updated last year
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- libsmctrl论文的复现，添加了python端接口，可以在python端灵活调用接口来分配计算资源☆12May 21, 2024Updated last year
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆92Feb 16, 2026Updated last month
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago