☆19Aug 30, 2020Updated 5 years ago
Alternatives and similar repositories for vhdl2verilog
Users that are interested in vhdl2verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆17Jan 29, 2024Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- coursier CLI launchers☆15Jun 22, 2026Updated last month
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 7 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆144Feb 16, 2026Updated 5 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- Android SDK for ActiveLook eyewear☆16May 5, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated last month
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆15May 14, 2026Updated 2 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jul 27, 2026Updated 2 weeks ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- ☆23Mar 15, 2025Updated last year
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- Hardware Agent☆32Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆34Aug 5, 2026Updated last week
- TBD☆15Feb 6, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆21Aug 4, 2022Updated 4 years ago
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- ☆103Jun 26, 2019Updated 7 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Jun 21, 2026Updated last month
- A Library for intra-GPU/Inter-SM parallelsim☆12Updated this week
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 2 weeks ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago