☆19Aug 30, 2020Updated 5 years ago
Alternatives and similar repositories for vhdl2verilog
Users that are interested in vhdl2verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- KLayout technology files for FreePDK45☆25Jun 12, 2021Updated 5 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- ☆12Nov 18, 2024Updated last year
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- coursier CLI launchers☆15Jun 22, 2026Updated last week
- Android SDK for ActiveLook eyewear☆15May 5, 2026Updated last month
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆15May 14, 2026Updated last month
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆143Feb 16, 2026Updated 4 months ago
- FIR implemention with Verilog☆50May 18, 2019Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Parasitic capacitance analysis of foundry metal stackups☆18Jan 12, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jun 1, 2026Updated last month
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 8 months ago
- ☆23Mar 15, 2025Updated last year
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆15Jul 10, 2024Updated last year
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- general-cores☆21Jul 16, 2025Updated 11 months ago
- Small Android library to parse and create GPX files☆18Mar 11, 2018Updated 8 years ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆19Jun 21, 2015Updated 11 years ago
- ☆21Aug 4, 2022Updated 3 years ago
- TBD☆15Feb 6, 2025Updated last year
- libsmctrl论文的复现，添加了python端接口，可以在python端灵活调用接口来分配计算资源☆12May 21, 2024Updated 2 years ago
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆92May 24, 2026Updated last month