☆19Aug 30, 2020Updated 5 years ago
Alternatives and similar repositories for vhdl2verilog
Users that are interested in vhdl2verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- KLayout technology files for FreePDK45☆24Jun 12, 2021Updated 5 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- ☆12Nov 18, 2024Updated last year
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- coursier CLI launchers☆15May 12, 2026Updated last month
- Android SDK for ActiveLook eyewear☆15May 5, 2026Updated last month
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆15May 14, 2026Updated 3 weeks ago
- 🤖Desktop app for RealTime Voice Chat with GPT, Improving your spoken skills. Powered by Whisper. 🐔🐔 基于Qt开发的本地实时gpt语音聊天工具，进行模拟场景对话，支持多语…☆13Jan 11, 2024Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆142Feb 16, 2026Updated 3 months ago
- FIR implemention with Verilog☆50May 18, 2019Updated 7 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 10 months ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Parasitic capacitance analysis of foundry metal stackups☆18Jan 12, 2026Updated 5 months ago
- Low level arithmetic primitives in RTL☆24Apr 3, 2020Updated 6 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jun 1, 2026Updated last week
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 7 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆34Updated this week
- Small Android library to parse and create GPX files☆18Mar 11, 2018Updated 8 years ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆19Jun 21, 2015Updated 10 years ago
- ☆100Jun 26, 2019Updated 6 years ago
- ☆21Aug 4, 2022Updated 3 years ago
- libsmctrl论文的复现 ，添加了python端接口，可以在python端灵活调用接口来分配计算资源☆12May 21, 2024Updated 2 years ago