esa-tu-darmstadt / tapasco-riscvLinks
RISC-V soft-core PEs for TaPaSCo
☆19Updated 11 months ago
Alternatives and similar repositories for tapasco-riscv
Users that are interested in tapasco-riscv are comparing it to the libraries listed below
Sorting:
- APB Logic☆18Updated 5 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- APB UVC ported to Verilator☆11Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ☆29Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Platform Level Interrupt Controller☆40Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 6 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Common SystemVerilog RTL modules for RgGen☆12Updated this week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- ☆20Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Advanced Debug Interface☆15Updated 4 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Network on Chip for MPSoC☆26Updated last week
- ☆28Updated 4 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago