esa-tu-darmstadt / tapasco-riscvLinks
RISC-V soft-core PEs for TaPaSCo
☆23Updated last year
Alternatives and similar repositories for tapasco-riscv
Users that are interested in tapasco-riscv are comparing it to the libraries listed below
Sorting:
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- ☆32Updated 3 weeks ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 2 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆21Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆26Updated last month
- APB Logic☆22Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 11 months ago
- ☆22Updated 6 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- Generic AXI master stub☆19Updated 11 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 10 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆15Updated this week
- Platform Level Interrupt Controller☆43Updated last year
- A simple DDR3 memory controller☆61Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆30Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 6 years ago