RISC-V soft-core PEs for TaPaSCo
☆24Jul 24, 2026Updated 3 months ago
Alternatives and similar repositories for tapasco-riscv
Users that are interested in tapasco-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 4 years ago
- The Repository contains the code of various Digital Circuits☆14Aug 7, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Jul 16, 2026Updated 3 months ago
- The Task Parallel System Composer (TaPaSCo)☆128Jun 23, 2026Updated 4 months ago
- GDB server implemented as a library in C++. To be hooked up to simulation/emulation targets.☆10Oct 18, 2023Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Multi-port BRAM IP for ASIC and FPGA☆14Apr 21, 2021Updated 5 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 29, 2026Updated last month
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated last month
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- general-cores☆21Jul 16, 2025Updated last year
- ☆13Jul 5, 2026Updated 3 months ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- ☆15Feb 2, 2026Updated 8 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog for Julia☆52Apr 18, 2017Updated 9 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago