esa-tu-darmstadt / tapasco-riscvLinks
RISC-V soft-core PEs for TaPaSCo
☆23Updated last year
Alternatives and similar repositories for tapasco-riscv
Users that are interested in tapasco-riscv are comparing it to the libraries listed below
Sorting:
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- ☆30Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆24Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 weeks ago
- Platform Level Interrupt Controller☆43Updated last year
- ☆40Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆21Updated 5 years ago
- Open Source PHY v2☆31Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Generic AXI master stub☆19Updated 11 years ago
- APB Logic☆20Updated 3 weeks ago
- ☆21Updated 6 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 9 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- RISC-V Virtual Prototype☆44Updated 4 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago