esa-tu-darmstadt / tapasco-riscvLinks
RISC-V soft-core PEs for TaPaSCo
☆22Updated last year
Alternatives and similar repositories for tapasco-riscv
Users that are interested in tapasco-riscv are comparing it to the libraries listed below
Sorting:
- APB Logic☆18Updated 7 months ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- SystemVerilog Logger☆18Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated last month
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- ☆30Updated this week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Network on Chip for MPSoC☆26Updated last month
- Platform Level Interrupt Controller☆41Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- Reconfigurable Binary Engine☆17Updated 4 years ago
- RISC-V Virtual Prototype☆43Updated 3 years ago
- PCI Express controller model☆58Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆23Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month