esa-tu-darmstadt / tapasco-riscvLinks
RISC-V soft-core PEs for TaPaSCo
☆22Updated last year
Alternatives and similar repositories for tapasco-riscv
Users that are interested in tapasco-riscv are comparing it to the libraries listed below
Sorting:
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Platform Level Interrupt Controller☆41Updated last year
- Common SystemVerilog RTL modules for RgGen☆13Updated 2 months ago
- ☆30Updated last month
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 6 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- PCI Express controller model☆63Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆28Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆20Updated 5 years ago
- APB UVC ported to Verilator☆11Updated last year
- ☆21Updated 5 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- BlackParrot on Zynq☆44Updated 5 months ago
- Advanced Debug Interface☆15Updated 7 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆33Updated 2 months ago
- APB Logic☆19Updated 2 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- Generic AXI master stub☆19Updated 11 years ago