Virtio implementation in SystemVerilog
☆50Jan 23, 2018Updated 8 years ago
Alternatives and similar repositories for virtio
Users that are interested in virtio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- A platform for emulating Virtio devices with FPGAs☆29Mar 31, 2021Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- Lightweight unit testing framework for C/C++ projects. Suitable for embedded devices.☆20Feb 21, 2017Updated 9 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆292Nov 25, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open-NVM Software Source Code☆10Jul 3, 2015Updated 11 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 9 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Network packet parser generator☆55Sep 11, 2020Updated 6 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆56Jan 19, 2021Updated 5 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- ☆15May 10, 2019Updated 7 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- ☆21Jan 31, 2026Updated 8 months ago
- Tools for FPGA Assurance Flows☆14Sep 25, 2026Updated last month
- OFS Platform Components☆19Oct 5, 2026Updated 3 weeks ago
- ☆13Aug 24, 2026Updated 2 months ago
- ☆37Mar 3, 2016Updated 10 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- ☆28Oct 23, 2026Updated last week
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- ☆35Jan 21, 2021Updated 5 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 8 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 5 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆57Aug 1, 2026Updated 2 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆62Feb 27, 2022Updated 4 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 4 years ago
- AmorphOS open source FPGA operating system project☆10Apr 16, 2020Updated 6 years ago