satellogic / nmigen-zynqLinks
nMigen support for Xilinx Zynq devices
☆15Updated 3 years ago
Alternatives and similar repositories for nmigen-zynq
Users that are interested in nmigen-zynq are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆99Updated last year
- Scripts to build and use docker images including GHDL☆43Updated last year
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆100Updated last week
- VHDL library 4 FPGAs☆184Updated last week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Board definitions for Amaranth HDL☆121Updated 4 months ago
- Ultimate ECP5 development board☆115Updated 6 years ago
- Streaming based VHDL parser.☆84Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- Nitro USB FPGA core☆86Updated last year
- ☆38Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated last year
- ☆44Updated 9 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆87Updated last year
- SDK for FPGA / Linux Instruments☆107Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- FuseSoC standard core library☆151Updated 3 weeks ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 10 months ago
- A collection of demonstration digital filters☆162Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆82Updated 2 months ago