satellogic / nmigen-zynq
nMigen support for Xilinx Zynq devices
☆15Updated 2 years ago
Alternatives and similar repositories for nmigen-zynq:
Users that are interested in nmigen-zynq are comparing it to the libraries listed below
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- Extensible FPGA control platform☆55Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆50Updated last month
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 4 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆64Updated last year
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆73Updated 4 years ago
- FPGA and Digital ASIC Build System☆71Updated this week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- cocotb extension for nMigen☆15Updated 2 years ago
- Small footprint and configurable SPI core☆40Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆47Updated this week
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Scripts to build and use docker images including GHDL☆42Updated last month
- Streaming based VHDL parser.☆81Updated 6 months ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- A padring generator for ASICs☆24Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆26Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆72Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆32Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated this week
- ☆39Updated 2 years ago
- ☆29Updated 3 years ago
- ☆36Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆22Updated 6 months ago