satellogic / nmigen-zynq
nMigen support for Xilinx Zynq devices
☆15Updated 2 years ago
Alternatives and similar repositories for nmigen-zynq:
Users that are interested in nmigen-zynq are comparing it to the libraries listed below
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated last week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated last month
- Streaming based VHDL parser.☆81Updated 8 months ago
- cocotb extension for nMigen☆16Updated 3 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 3 months ago
- Extensible FPGA control platform☆59Updated last year
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago
- Scripts to build and use docker images including GHDL☆42Updated 4 months ago
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆47Updated this week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆65Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated this week
- FPGA and Digital ASIC Build System☆74Updated this week
- ☆40Updated 2 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 6 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 8 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 2 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- ☆41Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆35Updated 2 months ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago