satellogic / nmigen-zynqLinks
nMigen support for Xilinx Zynq devices
☆15Updated 2 years ago
Alternatives and similar repositories for nmigen-zynq
Users that are interested in nmigen-zynq are comparing it to the libraries listed below
Sorting:
- assorted library of utility cores for amaranth HDL☆93Updated 9 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated 3 weeks ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- ☆39Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 5 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆70Updated 9 months ago
- An abstract language model of VHDL written in Python.☆54Updated last week
- Scripts to build and use docker images including GHDL☆41Updated 7 months ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Small footprint and configurable JESD204B core☆44Updated last month
- ☆23Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- FPGA and Digital ASIC Build System☆74Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- ☆26Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 5 months ago
- Small footprint and configurable SPI core☆42Updated this week