satellogic / nmigen-zynqLinks
nMigen support for Xilinx Zynq devices
☆15Updated 2 years ago
Alternatives and similar repositories for nmigen-zynq
Users that are interested in nmigen-zynq are comparing it to the libraries listed below
Sorting:
- Scripts to build and use docker images including GHDL☆41Updated 9 months ago
- Streaming based VHDL parser.☆84Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- ☆39Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆95Updated 11 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- Small footprint and configurable JESD204B core☆45Updated 2 months ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 6 months ago
- AXI support for Migen/MiSoC☆28Updated 2 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated 10 months ago
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago
- A collection of demonstration digital filters☆155Updated last year
- ☆23Updated 3 months ago
- Fixed point math library for SystemVerilog☆28Updated 9 months ago
- Small footprint and configurable SPI core☆42Updated last month
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated 2 weeks ago
- An abstract language model of VHDL written in Python.☆55Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆72Updated this week
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆68Updated 3 years ago
- 🔍 Zoomable Waveform viewer for the Web☆44Updated 4 years ago
- SpiceBind – spice inside HDL simulator☆53Updated last month
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year