CRC Theory and Implement. explain initial value of CRC
☆16Feb 26, 2021Updated 5 years ago
Alternatives and similar repositories for A-guide-of-CRC
Users that are interested in A-guide-of-CRC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Jun 23, 2024Updated 2 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Contains the ROS driver and firmware for the WGE100 camera used on the PR2 robot.☆16Mar 5, 2023Updated 3 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆36Aug 1, 2020Updated 6 years ago
- Command line debugging tools.☆10Mar 7, 2020Updated 6 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- Code and Results for Master Thesis Project on Fixed-point Quantization of Convolutional Neural Networks for Quantized Inference on Embedd…☆13Feb 7, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is a code repo for previous projects in Digital Design & Verification☆20Jan 6, 2015Updated 11 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆113May 8, 2026Updated 3 months ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 3 years ago
- Hardware Description Language on FPGA☆11Sep 18, 2023Updated 2 years ago
- Git简易博客☆17May 1, 2022Updated 4 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Data on the technological process of microprocessors, networks, telescopes, etc.☆16Jul 21, 2022Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Troublemaker 2 3Dprinter☆15May 25, 2017Updated 9 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Mar 16, 2022Updated 4 years ago
- Support for UASM x86 and x64 assembler in RadASM 2.2.2.x☆25Aug 18, 2022Updated 4 years ago
- A Minimal Implementation of CoAP Message Serialization and De-serialization in C☆13Aug 11, 2015Updated 11 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- a very very simple flash translation layer(FTL) algorithm☆12Feb 14, 2017Updated 9 years ago
- "AI Commit Message Tool uses AI to automatically generate concise and professional Git commit messages, which you can then edit and confi…☆13Jul 14, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 👓 OpenCPU示例代码☆12Nov 18, 2019Updated 6 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 8 months ago
- ASCOM Driver for EQ Focuser☆12Oct 4, 2018Updated 7 years ago
- Interface for exposing raw NAND i/o over UART to enable pc-side modification.☆20Jan 28, 2018Updated 8 years ago
- rime平台下的小鹤双拼（加形）配置方案☆12Dec 2, 2016Updated 9 years ago
- FPGA referrence implementation for aion equihash 2109☆16Aug 1, 2018Updated 8 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆35Aug 18, 2026Updated last week