CRC Theory and Implement. explain initial value of CRC
☆16Feb 26, 2021Updated 5 years ago
Alternatives and similar repositories for A-guide-of-CRC
Users that are interested in A-guide-of-CRC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SGMII☆14Jul 17, 2014Updated 12 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Contains the ROS driver and firmware for the WGE100 camera used on the PR2 robot.☆16Mar 5, 2023Updated 3 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- GUI for SymbiYosys☆18Aug 4, 2026Updated last month
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆36Aug 1, 2020Updated 6 years ago
- Command line debugging tools.☆10Mar 7, 2020Updated 6 years ago
- This is a code repo for previous projects in Digital Design & Verification☆20Jan 6, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ChibiOS/RT (STM32) Modbus RTU master example project (FreeModbus 1.6 master/slave port)☆10Mar 28, 2018Updated 8 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 3 years ago
- Hardware Description Language on FPGA☆11Sep 18, 2023Updated 3 years ago
- STM32F103C8T6-SI4432_SMT点对点无线透传。☆13May 5, 2017Updated 9 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Data on the technological process of microprocessors, networks, telescopes, etc.☆16Jul 21, 2022Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆13Feb 7, 2021Updated 5 years ago
- Troublemaker 2 3Dprinter☆15May 25, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Support for UASM x86 and x64 assembler in RadASM 2.2.2.x☆25Aug 18, 2022Updated 4 years ago
- OSAL free operating system abstraction for embedded systems. Supports pthreads, freertos, chibios, coocox, bertos and more... RTOS☆14Dec 27, 2013Updated 12 years ago
- A Minimal Implementation of CoAP Message Serialization and De-serialization in C☆13Aug 11, 2015Updated 11 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- This is a GitHub archive for the best known solutions and solvers of the low autocorrelation binary sequence (labs) problem. It also is a…☆11Sep 15, 2020Updated 6 years ago
- a very very simple flash translation layer(FTL) algorithm☆12Feb 14, 2017Updated 9 years ago
- "AI Commit Message Tool uses AI to automatically generate concise and professional Git commit messages, which you can then edit and confi…☆14Jul 14, 2025Updated last year
- 👓 OpenCPU示例代码☆12Nov 18, 2019Updated 6 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 8 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 3 years ago
- ASCOM Driver for EQ Focuser☆12Oct 4, 2018Updated 7 years ago
- rime平台下的小鹤双拼（加形）配置方案☆12Dec 2, 2016Updated 9 years ago
- 将星空系列汉字编码方案挂载到小小输入法。☆13Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆35Updated this week
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- 陽明交通大學/台灣大學 修課心得😀☆21Jul 7, 2024Updated 2 years ago