CRC Theory and Implement. explain initial value of CRC
☆16Feb 26, 2021Updated 5 years ago
Alternatives and similar repositories for A-guide-of-CRC
Users that are interested in A-guide-of-CRC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Jun 23, 2024Updated 2 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Contains the ROS driver and firmware for the WGE100 camera used on the PR2 robot.☆16Mar 5, 2023Updated 3 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- GUI for SymbiYosys☆18Updated this week
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆35Aug 1, 2020Updated 6 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- Code and Results for Master Thesis Project on Fixed-point Quantization of Convolutional Neural Networks for Quantized Inference on Embedd…☆13Feb 7, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is a code repo for previous projects in Digital Design & Verification☆19Jan 6, 2015Updated 11 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆111May 8, 2026Updated 3 months ago
- ChibiOS/RT (STM32) Modbus RTU master example project (FreeModbus 1.6 master/slave port)☆10Mar 28, 2018Updated 8 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 3 years ago
- STM32F103C8T6-SI4432_SMT点对点无线透传。☆13May 5, 2017Updated 9 years ago
- Git简易博客☆17May 1, 2022Updated 4 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Data on the technological process of microprocessors, networks, telescopes, etc.☆16Jul 21, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Mar 16, 2022Updated 4 years ago
- Support for UASM x86 and x64 assembler in RadASM 2.2.2.x☆25Aug 18, 2022Updated 3 years ago
- OSAL free operating system abstraction for embedded systems. Supports pthreads, freertos, chibios, coocox, bertos and more... RTOS☆14Dec 27, 2013Updated 12 years ago
- 陽明交通大學/台灣大學 修課心得😀☆16Jul 7, 2024Updated 2 years ago
- A Minimal Implementation of CoAP Message Serialization and De-serialization in C☆13Aug 11, 2015Updated 10 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- a very very simple flash translation layer(FTL) algorithm☆12Feb 14, 2017Updated 9 years ago
- This is a GitHub archive for the best known solutions and solvers of the low autocorrelation binary sequence (labs) problem. It also is a…☆11Sep 15, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- "AI Commit Message Tool uses AI to automatically generate concise and professional Git commit messages, which you can then edit and confi…☆14Jul 14, 2025Updated last year
- 👓 OpenCPU示例代码☆12Nov 18, 2019Updated 6 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 7 months ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 3 years ago
- ASCOM Driver for EQ Focuser☆13Oct 4, 2018Updated 7 years ago
- Interface for exposing raw NAND i/o over UART to enable pc-side modification.☆20Jan 28, 2018Updated 8 years ago
- rime平台下的小鹤双拼（加形）配置方案☆12Dec 2, 2016Updated 9 years ago