Alternatives and similar repositories for riscinator:

Users that are interested in riscinator are comparing it to the libraries listed below

• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 3 weeks ago
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆46Updated last year
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆32Updated last week
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆17Updated 8 months ago
• bandvig / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆10Updated 3 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• michaeljclark / musl-riscv-toolchain
  riscv-linux musl gcc toolchain bootstrap scripts
  ☆17Updated 4 years ago
• ibara / O
  Peephole optimizer for cproc and QBE
  ☆25Updated 2 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• rochus-keller / Micron
  A compiler for the Micron programming language - the Oberon with the power of C
  ☆25Updated this week
• OpenProgger / LISP
  Minimal LISP Compiler for x86_64
  ☆10Updated 3 years ago
• openhwgroup / corev-gcc
  ☆23Updated 8 months ago
• repk / sporc
  Sparc emulator
  ☆10Updated 6 years ago
• rochus-keller / LolaCreator
  LolaCreator is a QtCreator based IDE for Lola-2
  ☆15Updated 2 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• pulp-platform / gpio
  Parametric GPIO Peripheral
  ☆11Updated 2 months ago
• railnova / zynq-bit2bin
  Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)
  ☆10Updated last year
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 5 months ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆17Updated 3 years ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• dsheffie / rv64core
  ☆13Updated this week
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• synogate / gatery
  Gatery, a library for circuit design.
  ☆19Updated 3 months ago
• jbush001 / MiteCPU
  Minimal microprocessor
  ☆20Updated 7 years ago
• zephyrproject-rtos / fatfs
  This implementation of file system is developed by ELM Chan
  ☆14Updated last month
• joewing / memsim
  Memory Simulator and Optimizer
  ☆23Updated 5 years ago
• riadhbenabdelhamid / BRISKI
  BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …
  ☆19Updated last month
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated this week