zyedidia / riscinator

Related projects ⓘ

Alternatives and complementary repositories for riscinator

• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last week
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆44Updated last year
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆32Updated 2 years ago
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆44Updated 10 months ago
• uniconproject / unicon
  ☆57Updated this week
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆40Updated 7 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆72Updated 6 months ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆13Updated 3 months ago
• michaeljclark / musl-riscv-toolchain
  riscv-linux musl gcc toolchain bootstrap scripts
  ☆17Updated 3 years ago
• openhwgroup / corev-gcc
  ☆22Updated 3 months ago
• SLink-Protocol / S-Link
  An Open Source Link Protocol and Controller
  ☆23Updated 3 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆40Updated 2 years ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆45Updated 2 years ago
• sifive / freedom-devicetree-tools
  A linker script generator for SiFive's Freedom platform
  ☆32Updated 2 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 4 years ago
• synogate / gatery
  Gatery, a library for circuit design.
  ☆17Updated 3 months ago
• neri / riscv-vga-sample
  A sample of using VGA mode 13h on a QEMU RISC-V virt machine.
  ☆10Updated last year
• redstar / m2lang
  The LLVM-based Modula-2 compiler
  ☆66Updated last week
• mahrz24 / rv6
  rv6 is a kernel & operating system written entirely in rust.
  ☆11Updated 5 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆52Updated 3 years ago
• riscv-admin / riscv-ovpsim
  ☆60Updated 3 years ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆44Updated 6 months ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 6 months ago
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆57Updated last year
• phthinh / soric_project
  Source-Opened RISCV for Crypto
  ☆14Updated 2 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆83Updated 4 years ago
• dsheffie / rv64core
  ☆13Updated this week