Alternatives and similar repositories for riscinator:

Users that are interested in riscinator are comparing it to the libraries listed below

• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 2 weeks ago
• bandvig / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆10Updated 3 years ago
• ibara / O
  Peephole optimizer for cproc and QBE
  ☆25Updated 3 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆32Updated last week
• repk / sporc
  Sparc emulator
  ☆10Updated 6 years ago
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆17Updated 4 years ago
• jbush001 / MiteCPU
  Minimal microprocessor
  ☆20Updated 7 years ago
• michaeljclark / musl-riscv-toolchain
  riscv-linux musl gcc toolchain bootstrap scripts
  ☆17Updated 4 years ago
• rwos / newsqueak
  squint - Rob Pike's Newsqueak interpreter for Unix
  ☆39Updated 12 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆18Updated 9 months ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆83Updated 11 months ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• mvanotti / stack-sizes
  Utility that parses stack sizes section from elf objects and displays the preallocated stack size of each function.
  ☆14Updated 5 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆89Updated this week
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆47Updated 2 years ago
• TotallyGamerJet / limine-barebones-golang
  ☆12Updated 7 months ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆18Updated 3 years ago
• ultraembedded / riscv32_linux_from_scratch
  RISC-V 32-bit Linux From Scratch
  ☆32Updated 4 years ago
• openhwgroup / corev-gcc
  ☆23Updated 9 months ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• riscv / riscv-smbios
  RISC-V SMBIOS Type 44 Spec
  ☆12Updated last year
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆47Updated 3 years ago
• ultraembedded / altor32
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆12Updated 9 years ago
• andrewchambers / minipeg
  A C peg parser generator (a fork of peg/leg)
  ☆23Updated 2 years ago
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆40Updated 7 years ago
• dormando / verilog-raycaster
  FPGA raycaster engine written in verilog
  ☆10Updated 6 years ago
• rminnich / t9
  a Plan 9-like system based using tamago
  ☆18Updated last year