zyedidia / riscinatorLinks
A tiny 3-stage RISC-V core written in Chisel.
☆13Updated 2 years ago
Alternatives and similar repositories for riscinator
Users that are interested in riscinator are comparing it to the libraries listed below
Sorting:
- Peephole optimizer for cproc and QBE☆25Updated last month
- Sparc emulator☆10Updated 7 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆11Updated 3 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- RISC-V Dynamic Debugging Tool☆46Updated 2 years ago
- A Basic C++ RISC-V Emulator☆17Updated 4 years ago
- ☆12Updated 9 months ago
- Minimal LISP Compiler for x86_64☆12Updated 3 years ago
- A bit-serial CPU☆19Updated 5 years ago
- a Plan 9-like system based using tamago☆18Updated last year
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 2 weeks ago
- Standalone C compiler for RISC-V and ARM☆87Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 2 months ago
- riscv-linux musl gcc toolchain bootstrap scripts☆17Updated 4 years ago
- Utility that parses stack sizes section from elf objects and displays the preallocated stack size of each function.☆14Updated 5 years ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆54Updated last year
- Tutorial on building your own CPU, in Verilog☆33Updated 3 years ago
- A C peg parser generator (a fork of peg/leg)☆23Updated 2 years ago
- The most minimal C you can do real work in☆16Updated 3 years ago
- ☆10Updated 4 years ago
- The SiFive wake build tool☆90Updated last week
- Very small self-compiling cross compiler for a subset of C☆11Updated 9 months ago
- Brainfuck compiler written in QBE IR.☆17Updated last month
- Go module and utility for executing machine code☆24Updated last year
- A design for TinyTapeout☆16Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Assemble 128-bit RISC-V☆45Updated last year
- RISC-V BSV Specification☆20Updated 5 years ago
- Minimal microprocessor☆20Updated 7 years ago