skiphansen / panog2_ldrLinks
Network based loader and flasher for Pano G2 devices
☆15Updated 2 years ago
Alternatives and similar repositories for panog2_ldr
Users that are interested in panog2_ldr are comparing it to the libraries listed below
Sorting:
- Flashing Pano Logic thin clients without a programmer☆42Updated 3 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Updated 3 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆18Updated 8 months ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 3 years ago
- XC2064 bitstream documentation☆17Updated 7 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- A small 6502 system build on a Lattice Icestick FPGA development board☆15Updated 6 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- x86 core for FleaFPGA Ohm board☆14Updated 7 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆44Updated 3 weeks ago
- Small microcoded 68000 verilog softcore☆58Updated 6 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- ☆16Updated 8 months ago
- ☆74Updated 3 months ago
- ice40 UltraPlus demos☆16Updated 6 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 4 months ago
- Code to support porting MiST cores to other boards.☆46Updated 5 months ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 9 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Next186 SoC PC☆16Updated 11 years ago
- SNES SPC music player for Tang Nano 20k☆20Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆32Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 2 years ago
- A System Verilog/FPGA implementation of the Gigatron project.☆19Updated 6 years ago
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 3 years ago
- Verilog sources for simple 6502 computer.☆28Updated 5 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago