skiphansen / panog2_ldrLinks
Network based loader and flasher for Pano G2 devices
☆15Updated 2 years ago
Alternatives and similar repositories for panog2_ldr
Users that are interested in panog2_ldr are comparing it to the libraries listed below
Sorting:
- Flashing Pano Logic thin clients without a programmer☆41Updated 3 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆18Updated 6 months ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Updated 3 years ago
- XC2064 bitstream documentation☆17Updated 6 years ago
- SNES SPC music player for Tang Nano 20k☆20Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated last month
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- Code to support porting MiST cores to other boards.☆46Updated 3 months ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 4 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆37Updated 4 months ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- A C64 SID Chip recreation in FPGA☆40Updated 3 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 6 months ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 2 years ago
- ☆16Updated 6 months ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Updated 5 years ago
- Simple 6502 system on a ULX3S FPGA board☆17Updated 5 years ago
- Main MiSTer binary and Wiki☆22Updated 5 years ago
- ice40 UltraPlus demos☆16Updated 5 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 7 months ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆40Updated 9 months ago
- W65C832 (32 bit 6502) in an FPGA.☆24Updated 3 weeks ago
- A System Verilog/FPGA implementation of the Gigatron project.☆17Updated 6 years ago
- Retro Z80 computer for the Pano Logic Thin Client☆46Updated 3 years ago
- Gate array reverse engineering☆25Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago