Alternatives and similar repositories for pathbeaver

Users that are interested in pathbeaver are comparing it to the libraries listed below

• agra-uni-bremen / BinSym
  Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model
  ☆54Updated 8 months ago
• rbran / sleigh3rust
  A demontration of disassemblers generated by sleigh2rust
  ☆13Updated last year
• moyix / fpsmt_gpu
  Solving floating point SMT constraints on a GPU
  ☆50Updated 5 years ago
• ktemkin-archive / bfstub
  Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later
  ☆21Updated 3 years ago
• draperlaboratory / VIBES
  Verified, Incremental, Binary Editing with Synthesis
  ☆54Updated 2 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆65Updated this week
• shacron / sled
  Sled System Emulator
  ☆28Updated 3 months ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆92Updated last month
• stefanpie / sa-placer
  ☆16Updated 2 weeks ago
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• iximeow / yaxpeax-core
  program analysis for machine code
  ☆36Updated 4 years ago
• gatelabdavis / RANE
  ☆23Updated 2 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• trailofbits / macroni
  C and C++ compiler frontend using PASTA to parse code, and VAST to represent the code as MLIR.
  ☆43Updated last year
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆64Updated last year
• regehr / llvm-dataflow-info
  print information from LLVM dataflow analyses
  ☆13Updated 6 years ago
• iximeow / yaxpeax-x86
  x86 decoders for the yaxpeax project
  ☆145Updated 4 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆87Updated 2 weeks ago
• jprx / PacmanOS
  M1 bare metal project in Rust
  ☆31Updated 3 years ago
• rbran / sleigh-rs
  Ghidra Sleight (PCode) parsing library in Rust.
  ☆44Updated last year
• iximeow / yaxpeax-arch
  fundamental traits to describe an architecture in the yaxpeax project
  ☆17Updated 11 months ago
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆118Updated last year
• whitequark / python-itanium_demangler
  Pure Python Itanium C++ ABI demangler
  ☆39Updated 3 years ago
• static-analysis-engineering / CodeHawk-Binary
  CodeHawk Binary Analyzer for malware analysis and general reverse engineering
  ☆38Updated 2 weeks ago
• libLISA / liblisa
  libLISA: Instruction Discovery and Analysis on x86-64
  ☆123Updated 11 months ago
• revng / vscode-llvm-ir
  VSCode extension for the LLVM IR language
  ☆60Updated last year
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆84Updated last week
• ctfhacker / binja-rs
  Some Rust bindings for Binary Ninja
  ☆31Updated 2 years ago
• xlauko / lart
  LLVM Abstraction & Refinement Tool. The goal of this tool is to provide LLVM-to-LLVM transformations that implement various program abstr…
  ☆19Updated 2 years ago
• rbran / sleigh2rust
  Generate Rust Emulators and Disassemblers from Ghidra Sleigh.
  ☆17Updated 2 years ago