can-lehmann / pathbeaverLinks
Symbolic execution of LLVM IR
☆13Updated last year
Alternatives and similar repositories for pathbeaver
Users that are interested in pathbeaver are comparing it to the libraries listed below
Sorting:
- An FPGA reverse engineering and documentation project☆58Updated this week
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- ☆16Updated last year
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆21Updated 3 years ago
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆52Updated 4 months ago
- Solving floating point SMT constraints on a GPU☆49Updated 4 years ago
- Sled System Emulator☆28Updated 2 weeks ago
- A demontration of disassemblers generated by sleigh2rust☆13Updated 10 months ago
- C and C++ compiler frontend using PASTA to parse code, and VAST to represent the code as MLIR.☆43Updated last year
- Verified, Incremental, Binary Editing with Synthesis☆53Updated 2 years ago
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆14Updated this week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆89Updated this week
- program analysis for machine code☆36Updated 3 years ago
- Easy SMT solver interaction☆34Updated 3 months ago
- A utility library to bridge llvm and mlir gaps.☆13Updated 9 months ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- A super simple /sbin/init for Linux which allows running one and only one program☆28Updated last year
- ☆23Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- yaxdis, a small and naive disassembler using yaxpeax decoders☆34Updated 6 months ago
- End-to-end synthesis and P&R toolchain☆89Updated last month
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- print information from LLVM dataflow analyses☆13Updated 5 years ago
- ☆14Updated last month
- Symbolic execution tool for Sail ISA specifications☆78Updated last month
- Playground for experimenting with and sharing short Amaranth programs on the web☆16Updated this week
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆80Updated last week