Alternatives and similar repositories for pathbeaver

Users that are interested in pathbeaver are comparing it to the libraries listed below

• ktemkin-archive / bfstub
  Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later
  ☆21Updated 3 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆63Updated 2 weeks ago
• rbran / sleigh3rust
  A demontration of disassemblers generated by sleigh2rust
  ☆13Updated last year
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• draperlaboratory / VIBES
  Verified, Incremental, Binary Editing with Synthesis
  ☆54Updated 2 years ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆83Updated 3 weeks ago
• stefanpie / sa-placer
  ☆16Updated last year
• agra-uni-bremen / BinSym
  Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model
  ☆54Updated 7 months ago
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated last month
• gatelabdavis / RANE
  ☆23Updated 2 years ago
• moyix / fpsmt_gpu
  Solving floating point SMT constraints on a GPU
  ☆50Updated 5 years ago
• iximeow / yaxpeax-core
  program analysis for machine code
  ☆36Updated 4 years ago
• cksystemsgroup / unicorn
  Unicorn: Symbolic Execution, Bounded Model Checking, and Code Optimization of RISC-V Code using Classical Solvers and Quantum Computers
  ☆37Updated this week
• whitequark / python-itanium_demangler
  Pure Python Itanium C++ ABI demangler
  ☆37Updated 3 years ago
• Riphiphip / mlir_rvsdg
  Repository used for my master's thesis on implementing RVSDG as a dialect of MLIR
  ☆12Updated 2 years ago
• shack / synth
  Synthesis of loop-free programs
  ☆23Updated this week
• trailofbits / macroni
  C and C++ compiler frontend using PASTA to parse code, and VAST to represent the code as MLIR.
  ☆43Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• regehr / llvm-dataflow-info
  print information from LLVM dataflow analyses
  ☆13Updated 5 years ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆64Updated last year
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆85Updated this week
• revng / vscode-llvm-ir
  VSCode extension for the LLVM IR language
  ☆60Updated last year
• dougallj / asil
  ☆33Updated last year
• revng / qemu-upstream
  Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…
  ☆17Updated last month
• intel / libaji_client
  This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …
  ☆20Updated 4 months ago
• herumi / xbyak_riscv
  ☆50Updated 3 weeks ago
• martin-cs / symfpu
  A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point
  ☆50Updated last month