Alternatives and similar repositories for pathbeaver

Users that are interested in pathbeaver are comparing it to the libraries listed below

• rbran / sleigh3rust
  A demontration of disassemblers generated by sleigh2rust
  ☆13Updated last year
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆61Updated this week
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• stefanpie / sa-placer
  ☆16Updated last year
• draperlaboratory / VIBES
  Verified, Incremental, Binary Editing with Synthesis
  ☆54Updated 2 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• iximeow / yaxpeax-core
  program analysis for machine code
  ☆36Updated 4 years ago
• agra-uni-bremen / BinSym
  Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model
  ☆54Updated 6 months ago
• ktemkin-archive / bfstub
  Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later
  ☆21Updated 3 years ago
• weirdindiankid / cacheflow
  CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.
  ☆17Updated last year
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated last week
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• oxidecomputer / quartz
  Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.
  ☆15Updated this week
• trailofbits / macroni
  C and C++ compiler frontend using PASTA to parse code, and VAST to represent the code as MLIR.
  ☆43Updated last year
• moyix / fpsmt_gpu
  Solving floating point SMT constraints on a GPU
  ☆49Updated 4 years ago
• rbran / sleigh2rust
  Generate Rust Emulators and Disassemblers from Ghidra Sleigh.
  ☆17Updated 2 years ago
• meelgroup / arjun
  CNF minimizer and minimal independent set minimizer
  ☆23Updated last week
• Riphiphip / mlir_rvsdg
  Repository used for my master's thesis on implementing RVSDG as a dialect of MLIR
  ☆13Updated 2 years ago
• iximeow / yaxpeax-x86
  x86 decoders for the yaxpeax project
  ☆140Updated 2 months ago
• gatelabdavis / RANE
  ☆23Updated 2 years ago
• TartanLlama / dwarbf
  A Brainfuck interpreter embedded inside DWARF debug information
  ☆39Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated 10 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆82Updated last week
• iximeow / yaxpeax-arch
  fundamental traits to describe an architecture in the yaxpeax project
  ☆16Updated 9 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 7 months ago
• regehr / llvm-dataflow-info
  print information from LLVM dataflow analyses
  ☆13Updated 5 years ago
• shack / synth
  Synthesis of loop-free programs
  ☆20Updated last week
• intel / libaji_client
  This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …
  ☆19Updated 3 months ago
• can-lehmann / egraphs.cpp
  E-Graph library
  ☆19Updated last year
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆79Updated 2 months ago