RISC-V ISA based 32-bit processor written in HLS
☆16Nov 7, 2019Updated 6 years ago
Alternatives and similar repositories for comet
Users that are interested in comet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- ☆10Sep 3, 2016Updated 9 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- ☆10Aug 30, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆15Jul 7, 2020Updated 6 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- NVMe-oF for Windows.☆15Feb 4, 2023Updated 3 years ago
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- Accellera SystemC Releases and Patches☆13Feb 3, 2018Updated 8 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Algorithmic C Digital Signal Processing (DSP) Library☆54Jul 6, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 4 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆20May 29, 2018Updated 8 years ago
- ☆74Feb 16, 2023Updated 3 years ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Decision Trees Inference☆15Apr 25, 2018Updated 8 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- Self-driving Model Car with RPi☆10Nov 27, 2020Updated 5 years ago
- Collection of kernel accelerators optimised for LLM execution☆33Feb 26, 2026Updated 5 months ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- ☆48Jun 27, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆41May 17, 2024Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆57Updated this week
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆84Jan 26, 2021Updated 5 years ago