lite-david / comet
RISC-V ISA based 32-bit processor written in HLS
☆15Updated 4 years ago
Related projects: ⓘ
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- ☆12Updated 4 years ago
- CNN accelerator☆26Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- ☆21Updated 4 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆26Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆47Updated last year
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- ☆17Updated 6 years ago
- ☆27Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- ☆17Updated 3 years ago
- ☆3Updated 3 years ago
- course design☆19Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- Algorithmic C Machine Learning Library☆20Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- Hot & Spicy tool suite☆23Updated 2 years ago
- DASS HLS Compiler☆26Updated 11 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆54Updated 4 years ago
- Project repo for the POSH on-chip network generator☆41Updated last year