RISC-V ISA based 32-bit processor written in HLS
☆16Nov 7, 2019Updated 6 years ago
Alternatives and similar repositories for comet
Users that are interested in comet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- ☆10Sep 3, 2016Updated 9 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Jan 6, 2022Updated 4 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- NVMe-oF for Windows.☆14Feb 4, 2023Updated 3 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Collection of kernel accelerators optimised for LLM execution☆30Feb 26, 2026Updated 2 months ago
- Accellera SystemC Releases and Patches☆13Feb 3, 2018Updated 8 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆13Apr 12, 2023Updated 3 years ago
- ☆10Aug 30, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- Algorithmic C Digital Signal Processing (DSP) Library☆53Jan 6, 2026Updated 3 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 3 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆39May 17, 2024Updated last year
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- Complete end-to-end FPGA trading system: hardware acceleration (<5μs latency), kernel bypass (AF_XDP, DPDK), automated market maker, FIX …☆33Apr 18, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX☆17Jul 26, 2021Updated 4 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Automatically exported from code.google.com/p/gnsssdr☆17Mar 13, 2015Updated 11 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 8 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- C++ implementation of Reed-Solomon encoding/decoding☆18Feb 9, 2024Updated 2 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆13Dec 10, 2022Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆86Aug 28, 2023Updated 2 years ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆171Nov 7, 2023Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- ☆29Jun 10, 2019Updated 6 years ago