lite-david / cometLinks
RISC-V ISA based 32-bit processor written in HLS
☆16Updated 5 years ago
Alternatives and similar repositories for comet
Users that are interested in comet are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- ☆59Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- ☆72Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Open-Source HLS Examples for Microchip FPGAs☆48Updated 2 months ago
- ☆27Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Public release☆56Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated 2 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆30Updated 6 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago