lite-david / cometLinks
RISC-V ISA based 32-bit processor written in HLS
☆17Updated 5 years ago
Alternatives and similar repositories for comet
Users that are interested in comet are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- ☆16Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆43Updated 8 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- ☆27Updated 5 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- CNN accelerator☆27Updated 7 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- ☆29Updated 6 years ago
- ☆71Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆23Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- HLS for Networks-on-Chip☆34Updated 4 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago
- SRAM☆22Updated 4 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week