Atom Hardware IDE
☆13May 4, 2021Updated 4 years ago
Alternatives and similar repositories for atom-hide
Users that are interested in atom-hide are comparing it to the libraries listed below
Sorting:
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 10 months ago
- iDEA FPGA Soft Processor☆16Jun 9, 2016Updated 9 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆18Jun 1, 2025Updated 8 months ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- QuSoC demo projects and template☆24Jun 2, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A simple script to build open-source FPGA tools.☆54Oct 25, 2022Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- svlib from http://www.verilab.com/resources/svlib/☆24Jun 2, 2020Updated 5 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆43Apr 23, 2021Updated 4 years ago
- HTML & Js based VCD viewer☆71Feb 16, 2026Updated last week
- FPGA Clock Configuration Device Driver for Linux☆32Dec 4, 2025Updated 2 months ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- ☆27Mar 29, 2018Updated 7 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Sep 30, 2025Updated 5 months ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- ☆37Mar 3, 2016Updated 9 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago