drom / atom-hideLinks
Atom Hardware IDE
☆13Updated 4 years ago
Alternatives and similar repositories for atom-hide
Users that are interested in atom-hide are comparing it to the libraries listed below
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- A vhdl package for reading and writing bitmap files.☆11Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆16Updated last year
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆36Updated this week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Provides automation scripts for building BFMs☆16Updated 6 months ago
- VHDL dependency analyzer☆24Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Library of reusable VHDL components☆28Updated last year
- RISC-V processor☆32Updated 3 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago