drom / atom-hideLinks
Atom Hardware IDE
☆13Updated 4 years ago
Alternatives and similar repositories for atom-hide
Users that are interested in atom-hide are comparing it to the libraries listed below
Sorting:
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- GUI editor for hardware description designs☆28Updated last year
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Provides automation scripts for building BFMs☆16Updated last month
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Library of reusable VHDL components☆28Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- simple hyperram controller☆11Updated 6 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- RISC-V processor☆31Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- FuseSoc Verification Automation☆22Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Repository containing the DSP gateware cores☆13Updated 8 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- ☆13Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago