drom / atom-hide
Atom Hardware IDE
☆13Updated 3 years ago
Alternatives and similar repositories for atom-hide:
Users that are interested in atom-hide are comparing it to the libraries listed below
- GUI editor for hardware description designs☆28Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- sample VCD files☆37Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A padring generator for ASICs☆25Updated last year
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- VHDL dependency analyzer☆23Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Provides automation scripts for building BFMs☆16Updated 3 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- simple hyperram controller☆11Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Library of reusable VHDL components☆28Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Virtual development board for HDL design☆41Updated 2 years ago
- ☆20Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 2 months ago
- FuseSoc Verification Automation☆22Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago