opencompl / QuidditchLinks
IREE compiler and runtime for Snitch
☆14Updated last month
Alternatives and similar repositories for Quidditch
Users that are interested in Quidditch are comparing it to the libraries listed below
Sorting:
- ☆13Updated this week
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆111Updated last month
- An out-of-tree MLIR dialect template.☆110Updated last year
- A Python compiler design toolkit.☆438Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- Driving Snax with MLIR☆15Updated this week
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- ☆114Updated last week
- Conversions to MLIR EmitC☆133Updated 10 months ago
- ☆28Updated last month
- Tutorial on building a gpu compiler backend in LLVM☆45Updated 9 months ago
- A lightweight, Pythonic, frontend for MLIR☆80Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆146Updated last week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆143Updated this week
- TPP experimentation on MLIR for linear algebra☆137Updated last month
- The University of Bristol HPC Simulation Engine☆100Updated 2 months ago
- Example for running IREE in a bare-metal Arm environment.☆39Updated 3 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆563Updated this week
- MLIR Sample dialect☆131Updated 8 months ago
- IREE's PyTorch Frontend, based on Torch Dynamo.☆99Updated this week
- Tenstorrent MLIR compiler☆206Updated last week
- Data-Centric MLIR dialect☆43Updated 2 years ago
- IREE plugin repository for the AMD AIE accelerator☆112Updated last week
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 3 years ago
- MLIR+EqSat☆18Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆76Updated 3 weeks ago
- ☆40Updated last month
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- Generator for MLIR files from known front-ends☆16Updated 2 years ago