Simple sram controller in verilog.
☆36Jun 5, 2016Updated 9 years ago
Alternatives and similar repositories for sram
Users that are interested in sram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Mar 6, 2020Updated 6 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆198Jul 23, 2018Updated 7 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆27Mar 26, 2020Updated 6 years ago
- Automatically exported from code.google.com/p/tpzsimul☆14Jul 7, 2015Updated 10 years ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 2 years ago
- ☆16May 1, 2024Updated 2 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆11Oct 26, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆20Aug 22, 2022Updated 3 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- I2C communication for FTDI chips using free libftdi☆15Aug 2, 2016Updated 9 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- KPU - the RISC based Open Source CPU☆17Nov 4, 2017Updated 8 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆15Feb 17, 2019Updated 7 years ago
- A python script to directly create g-codes.☆10Aug 20, 2025Updated 8 months ago
- A self-contained MP8862 1..20.5V/2A buck-boost DCDC module for breadboard, evaluation and deployment☆14Nov 19, 2022Updated 3 years ago
- ☆18Oct 3, 2016Updated 9 years ago
- MPLAB® PowerSmart™ SDK - Digital Control Library Designer Configuration Tool & Code Generator☆13Apr 12, 2021Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆30Feb 6, 2023Updated 3 years ago
- Efficient 8 bit AVR-based DTMF Decoding☆12Jan 8, 2016Updated 10 years ago
- [ACL 2026 🔥] CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Apr 20, 2026Updated 2 weeks ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆36Aug 28, 2025Updated 8 months ago
- BookSim 1.0☆25Mar 22, 2014Updated 12 years ago
- JPEG的正向离散余弦变化、量化、Z字形编码、对DC编码、AC编码、熵编码以及图像重构☆13May 27, 2019Updated 6 years ago
- mystorm sram test☆29Sep 12, 2017Updated 8 years ago
- ☆19Apr 28, 2026Updated last week
- Offical implementation of High-Performance Temporal Reversible Spiking Neural Networks with $O(L)$ Training Memory and $O(1)$ Inference C…☆22Feb 3, 2026Updated 3 months ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago