Simple sram controller in verilog.
☆36Jun 5, 2016Updated 9 years ago
Alternatives and similar repositories for sram
Users that are interested in sram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IC Verification & SV Demo☆59Sep 29, 2021Updated 4 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- ☆26Aug 10, 2023Updated 2 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- ☆13Mar 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- built Memristor model and simulated learning circuit with python☆13Apr 11, 2022Updated 4 years ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Parallelizing Google's PageRank algorithm in C++ with CUDA framework on GPU. Conducted some experiments, tried new ideas. Final Course Pr…☆10May 20, 2021Updated 5 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆197Jul 23, 2018Updated 7 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- ☆16Mar 21, 2016Updated 10 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- I2C communication for FTDI chips using free libftdi☆15Aug 2, 2016Updated 9 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- ☆19Aug 11, 2022Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 3 years ago
- fork of file_parda from bitbucket☆11Jun 27, 2015Updated 10 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 13 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆141May 14, 2021Updated 5 years ago
- A python script to directly create g-codes.☆10Aug 20, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- ☆18Oct 3, 2016Updated 9 years ago
- Efficient 8 bit AVR-based DTMF Decoding☆12Jan 8, 2016Updated 10 years ago
- Kogge-Stone Adder in Verilog☆16Nov 19, 2021Updated 4 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- ☆15May 8, 2025Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆36Aug 28, 2025Updated 9 months ago