Simple sram controller in verilog.
☆36Jun 5, 2016Updated 10 years ago
Alternatives and similar repositories for sram
Users that are interested in sram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IC Verification & SV Demo☆60Sep 29, 2021Updated 4 years ago
- ☆26Aug 10, 2023Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- Arduino interface to MCS-12085/12086 Optical Mouse Sensor☆19Oct 12, 2012Updated 13 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆38Aug 28, 2025Updated last year
- An interconnection networks simulator☆14Jul 7, 2015Updated 11 years ago
- mumax3 with sot(spin orbit torque)☆11Mar 3, 2023Updated 3 years ago
- MPLAB® PowerSmart™ SDK - Digital Control Library Designer Configuration Tool & Code Generator☆13Apr 12, 2021Updated 5 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A parser for PTX 6.5☆13Jun 19, 2023Updated 3 years ago
- JPEG Compression using DCT (Discrete Cosine Transform) and DWT (Discrete Wavelet Transform) in Matlab.☆10Nov 26, 2019Updated 6 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Mojo FPGA loader written in c☆11Nov 3, 2016Updated 9 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- BVtk: scientific visualization inside Blender☆10Dec 2, 2019Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆149May 14, 2021Updated 5 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆12Oct 26, 2023Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- JPEG的正向离散余弦变化、量化、Z字形编码、对DC编码、AC编码、熵编码以及图像重构☆13May 27, 2019Updated 7 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- ☆17Oct 3, 2016Updated 9 years ago
- ☆17May 17, 2018Updated 8 years ago
- A self-contained MP8862 1..20.5V/2A buck-boost DCDC module for breadboard, evaluation and deployment☆15Nov 19, 2022Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- A python script to directly create g-codes.☆10Aug 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Kogge-Stone Adder in Verilog☆18Nov 19, 2021Updated 4 years ago
- ☆19Aug 22, 2022Updated 4 years ago
- mystorm sram test☆30Sep 12, 2017Updated 8 years ago
- Efficient 8 bit AVR-based DTMF Decoding☆12Jan 8, 2016Updated 10 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- Ruby Hardware Description Language and Simulator☆16Mar 26, 2026Updated 5 months ago