arshadri / lzw_verilogView external linksLinks
LZW Compressoion algorithm in verilog
☆17Dec 19, 2013Updated 12 years ago
Alternatives and similar repositories for lzw_verilog
Users that are interested in lzw_verilog are comparing it to the libraries listed below
Sorting:
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- ☆11Dec 10, 2025Updated 2 months ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆11Jun 8, 2021Updated 4 years ago
- A small program written in C showing implementations of common image dithering algorithms.☆12Sep 23, 2016Updated 9 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- ☆15Nov 20, 2025Updated 2 months ago
- ☆11Dec 10, 2025Updated 2 months ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- ☆10Jun 4, 2021Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆10Nov 22, 2022Updated 3 years ago
- Some code while discovering Pico☆13Apr 5, 2024Updated last year
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆11Sep 30, 2020Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- 包含AD5686R的电路原理图、PCB，以及对AD5684、AD5685、AD5686兼容的驱动程序☆20Aug 17, 2021Updated 4 years ago
- Libraries, firmwares and headers used by OpenPLC (can be used to add OpenPLC support to Arduino IDE 1.5.x)☆12Sep 30, 2014Updated 11 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- EDF - Earliest Deadline First Scheduling algorithm☆10Mar 6, 2018Updated 7 years ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- ☆11Jul 28, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- ☆14Aug 1, 2023Updated 2 years ago
- This repository provides codes for implementing DQN model in algorithmic trading☆14Apr 18, 2022Updated 3 years ago
- HDL code for a complex multiplier with AXI stream Interface☆14Apr 6, 2023Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- Training on how to design and simulate a BLDC controller☆15Jun 25, 2021Updated 4 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- Best Touhou STG Engine for Visual Basic☆14Updated this week
- Mirror of the OPNFV Fuel Project☆12Sep 8, 2023Updated 2 years ago
- PIGLET: Personal Interactive Graphic Editor, a 2d engineering CAD system with hierarchy☆14Mar 30, 2024Updated last year
- MML Editor 7☆11Jun 19, 2017Updated 8 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago