jdocampom / JPEG-DecoderLinks
Verilog Code for a JPEG Decoder
☆34Updated 7 years ago
Alternatives and similar repositories for JPEG-Decoder
Users that are interested in JPEG-Decoder are comparing it to the libraries listed below
Sorting:
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementation of the PCIe physical layer☆40Updated 2 weeks ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆20Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- AXI Interconnect☆49Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- ☆28Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆36Updated 9 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- ☆17Updated 10 years ago
- ☆51Updated 2 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago