jdocampom / JPEG-DecoderLinks
Verilog Code for a JPEG Decoder
☆34Updated 7 years ago
Alternatives and similar repositories for JPEG-Decoder
Users that are interested in JPEG-Decoder are comparing it to the libraries listed below
Sorting:
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆38Updated 10 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆16Updated 6 years ago
- ☆29Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- AXI Interconnect☆53Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆27Updated 8 months ago
- ☆79Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- ☆20Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago