jdocampom / JPEG-DecoderLinks
Verilog Code for a JPEG Decoder
☆34Updated 7 years ago
Alternatives and similar repositories for JPEG-Decoder
Users that are interested in JPEG-Decoder are comparing it to the libraries listed below
Sorting:
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆38Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- ☆37Updated 10 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 4 months ago
- AXI Interconnect☆53Updated 4 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- JPEG Encoder Verilog☆78Updated 2 years ago
- ☆79Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- H264视频解码verilog实现☆83Updated 8 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆17Updated 10 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆60Updated 5 years ago