Verilog Code for a JPEG Decoder
☆34Mar 7, 2018Updated 7 years ago
Alternatives and similar repositories for JPEG-Decoder
Users that are interested in JPEG-Decoder are comparing it to the libraries listed below
Sorting:
- JPEG Encoder Verilog☆80Oct 31, 2022Updated 3 years ago
- High throughput JPEG decoder in Verilog for FPGA☆259Mar 5, 2022Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- H264视频解码verilog实现☆88Aug 11, 2017Updated 8 years ago
- ☆17Jul 23, 2018Updated 7 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Verilog implementation of the SHA-512 hash function.☆44Jan 17, 2026Updated last month
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 10 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆10Jan 27, 2026Updated last month
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ☆48Aug 23, 2023Updated 2 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- Robotic Application Processor☆25Jan 2, 2022Updated 4 years ago
- Software BCH ECC generation for Broadcom SOC NAND controllers.☆11Oct 15, 2017Updated 8 years ago
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Dec 1, 2018Updated 7 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- RV64GC Linux Capable RISC-V Core☆53Oct 20, 2025Updated 4 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- Implementation of a subset of CBP of h.264 encoder☆51Jun 30, 2017Updated 8 years ago
- ☆31Feb 20, 2014Updated 12 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago