jdocampom / JPEG-DecoderLinks
Verilog Code for a JPEG Decoder
☆34Updated 7 years ago
Alternatives and similar repositories for JPEG-Decoder
Users that are interested in JPEG-Decoder are comparing it to the libraries listed below
Sorting:
- Implementation of the PCIe physical layer☆49Updated last month
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- JPEG Encoder Verilog☆77Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆76Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆36Updated 10 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- AXI Interconnect☆52Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆29Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- ☆16Updated 6 years ago
- ☆20Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago