a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.
☆11Dec 14, 2019Updated 6 years ago
Alternatives and similar repositories for ECC-Verilog-HDL-AutoGenerator
Users that are interested in ECC-Verilog-HDL-AutoGenerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Collect some IC specs for learning.☆25Jun 25, 2024Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆23Sep 28, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Jun 5, 2024Updated 2 years ago
- ☆14Mar 19, 2025Updated last year
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 4 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- P4_16 reference compiler☆23Dec 30, 2025Updated 7 months ago
- X86 Instruction Profiler☆13May 19, 2014Updated 12 years ago
- Feature extraction for overall survival prediction in BraTS 2019 challenge☆11Jan 17, 2021Updated 5 years ago
- ☆19Aug 22, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- 计算机组织与设计硬件软件接口 原书与伯克利大学哔哩哔哩视频课件☆22May 13, 2022Updated 4 years ago
- Fully automatic brain tumor segmentation using the Modified 3DUNet architecture for Brats 2020 Challenge.☆16Jun 29, 2021Updated 5 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Dec 3, 2020Updated 5 years ago
- codex cli built with python☆18Aug 4, 2026Updated 2 weeks ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- 国科大软件安全原理作业☆25Oct 27, 2020Updated 5 years ago
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆15Apr 11, 2023Updated 3 years ago
- Try to implement and test CVPR 2019 paper "Res2Net: A New Multi-scale Backbone Architecture" in PyTorch.☆17Jun 7, 2020Updated 6 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆22Dec 3, 2020Updated 5 years ago
- ☆17Aug 4, 2014Updated 12 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Unet with Attention☆14Feb 19, 2020Updated 6 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆38Mar 14, 2021Updated 5 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- ☆24Jan 8, 2026Updated 7 months ago
- A versatile and programmable static binary instrumentation tool☆20Feb 7, 2018Updated 8 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago