donpromax / ECC-Verilog-HDL-AutoGeneratorLinks
a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.
☆11Updated 5 years ago
Alternatives and similar repositories for ECC-Verilog-HDL-AutoGenerator
Users that are interested in ECC-Verilog-HDL-AutoGenerator are comparing it to the libraries listed below
Sorting:
- ☆30Updated 5 years ago
- ☆37Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆64Updated 3 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Updated 7 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- ☆27Updated 6 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆36Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆17Updated 7 months ago
- AXI Interconnect☆54Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 10 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- SoC Based on ARM Cortex-M3☆34Updated 5 months ago
- ☆78Updated 11 years ago
- ☆20Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- ☆56Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆26Updated 4 years ago