donpromax / ECC-Verilog-HDL-AutoGeneratorLinks
a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.
☆11Updated 5 years ago
Alternatives and similar repositories for ECC-Verilog-HDL-AutoGenerator
Users that are interested in ECC-Verilog-HDL-AutoGenerator are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- ☆29Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆60Updated 3 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- ☆78Updated 10 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 5 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- Advanced Architecture Labs with CVA6☆66Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- SoC Based on ARM Cortex-M3☆33Updated 3 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆53Updated 6 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- ☆27Updated 5 years ago
- AXI Interconnect☆52Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Sample UVM code for axi ram dut☆37Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago