Verilog implementation of various types of CPUs
☆79Sep 27, 2019Updated 6 years ago
Alternatives and similar repositories for Verilog-Harvard-CPU
Users that are interested in Verilog-Harvard-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Design of a 16-Bit CPU using Verilog☆50Jun 11, 2019Updated 6 years ago
- 𝐈𝐬𝐥𝐚𝐦𝐢𝐜𝐓𝐫𝐚𝐧𝐬𝐥𝐚𝐭𝐨𝐫 is an automated solution designed to translate 𝐇𝐚𝐝𝐢𝐭𝐡𝐬 into multiple languages using the power …☆11Jan 17, 2025Updated last year
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- ☆13Jan 7, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 3 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- Overclock scripts for MiSTer FPGA☆15May 17, 2025Updated 11 months ago
- JapaneseArabic Dictionary (日本語・アラビア語辞書) قاموس اللغة اليابانية والعربية (Yomitan)☆19May 20, 2025Updated 11 months ago
- Synthesizable and Parameterized Cache Controller in Verilog☆47Jun 13, 2023Updated 2 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated last year
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆78Dec 7, 2020Updated 5 years ago
- Yaae: Yet another autodiff engine (written in Numpy).☆28Jul 6, 2023Updated 2 years ago
- 🍁🍂🍃 A C# implementation of the 65el02 CPU.☆10Oct 12, 2021Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- My PhD manuscript LaTeX code and the slides for the defense☆11Feb 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆34Feb 7, 2025Updated last year
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- ☆15Mar 9, 2026Updated 2 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆364Jan 12, 2018Updated 8 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Verilog Configurable Cache☆196Mar 9, 2026Updated 2 months ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 5 months ago
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- ☆10Nov 14, 2022Updated 3 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- AZPR cpu.《CPU自制入门》附录的Verilog代码，其中的日文注释翻译成了中文。☆45May 17, 2020Updated 5 years ago
- UART implementation using verilog☆36Feb 14, 2023Updated 3 years ago