This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a collection of simulations, tutorials, circuits, and the theory related to analog circuits.
☆25Jun 4, 2024Updated last year
Alternatives and similar repositories for Analog_Electronics
Users that are interested in Analog_Electronics are comparing it to the libraries listed below
Sorting:
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆19Oct 18, 2023Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆13Mar 17, 2019Updated 6 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆127May 14, 2022Updated 3 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- ☆16Mar 27, 2024Updated last year
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆36Apr 7, 2019Updated 6 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 4 years ago
- ☆23Feb 10, 2024Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 6 months ago
- Schematic, Layout Design & Simulation in 180nm Technology☆22Nov 21, 2020Updated 5 years ago
- Design Verification Engineer interview preparation guide.☆44Jul 20, 2025Updated 7 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆75Sep 17, 2022Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- RISC-V Online Help☆36Aug 13, 2025Updated 6 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆139Apr 3, 2020Updated 5 years ago
- ☆43Apr 26, 2024Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆42Jun 2, 2023Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Oct 28, 2023Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Feb 22, 2022Updated 4 years ago
- SystemVerilog Tutorial☆195Nov 30, 2025Updated 3 months ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- ☆13Sep 29, 2024Updated last year
- ☆11Mar 12, 2024Updated last year
- This is an Implementation of CAN BUS protocol with STM32☆17Feb 14, 2021Updated 5 years ago
- ☆46May 28, 2023Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 6 years ago