Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog
☆20Mar 11, 2021Updated 5 years ago
Alternatives and similar repositories for Simulator_CPU
Users that are interested in Simulator_CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Jun 3, 2019Updated 6 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆11Mar 23, 2018Updated 8 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆46Jun 13, 2023Updated 2 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- a very simple risc_cpu verification demo with uvm☆27Apr 28, 2019Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Verilog implementation of various types of CPUs☆78Sep 27, 2019Updated 6 years ago
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago
- Various caches written in Verilog-HDL☆129Apr 24, 2015Updated 11 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 5 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 7 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆14Nov 4, 2022Updated 3 years ago
- UCAS大二计算机组成原理研讨课实验☆11Jul 6, 2022Updated 3 years ago
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- Official codes for FPR (Accepted by CVPR2025)☆14Mar 19, 2025Updated last year
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12Jul 17, 2020Updated 5 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- 多周期54条MIPS指令CPU，通过前后仿真及下板验证☆11Jul 13, 2021Updated 4 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 7 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- 计算机系统结构实验☆12Nov 28, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Framework for Design and Verification of Image Processing Applications using UVM☆119Nov 27, 2017Updated 8 years ago
- BUAA 2019年 CO相关代码 笔者比较弱，最终只到达P7，即mips指令集下50条指令5级流水线+异常中断的cpu 当年测的时候p7强测也ak了，但不保证完全无bug 仅供参考。 原谅笔者当时还没有整理的习惯，遂不确定上传的p7是否是最终版本(溜)(况且卸载了不知道…☆16Dec 30, 2021Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- ☆14Jul 17, 2020Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆120Dec 29, 2024Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆106Aug 9, 2024Updated last year
- ☆18Nov 11, 2019Updated 6 years ago