Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog
☆20Mar 11, 2021Updated 5 years ago
Alternatives and similar repositories for Simulator_CPU
Users that are interested in Simulator_CPU are comparing it to the libraries listed below
Sorting:
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Implementation of Direct-Mapped-Cache to hold 256 blocks, 16 32-bit instruction/Data per block with 32-bit address line☆14Dec 29, 2018Updated 7 years ago
- ☆18Jun 3, 2019Updated 6 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- a very simple risc_cpu verification demo with uvm☆26Apr 28, 2019Updated 6 years ago
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Verilog implementation of various types of CPUs☆76Sep 27, 2019Updated 6 years ago
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- A Verilog implementation of a processor cache.☆37Dec 29, 2017Updated 8 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 12 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆88Nov 28, 2019Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 7 years ago
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- This is the GUI of X0-Compiler.☆10Sep 21, 2019Updated 6 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- ☆24Mar 11, 2026Updated last week
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- We are proposing a new model that applies denoising steps by UNet for improving the diffusion process to improve the result of medical im…☆13May 25, 2025Updated 9 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Feb 27, 2021Updated 5 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- [AAAI 2026] This is the official code implementation of the paper "Physics-Informed Deformable Gaussian Splatting: Towards Unified Consti…☆38Feb 26, 2026Updated 3 weeks ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago